# MORROW DESIGNS

## User's Manual

# DISK JOCKEY 2D (tm)

#### MODEL B

# Table of Contents

Introduction		_	_	_	. 1
Introduction	•	•	•	•	. 3
Programming Specifications	•	•	•	•	. 3
ROM Jump Table	•	•	•	•	Δ.
Serial I/O	•	•	•	•	5
Disk I/O	•	•	•	•	• 7
ROM Subroutines	•	•	•	•	10
Error Bits Recap Diskette Initialization	•	•	•	•	12
Diskette Initialization	•	•	•	•	13
Utilizing Disk Jockey Firmware	•	•	•	•	14
Cample Pead Poutine.	_	_	_		15
Sample Write Routine	•	•	•	•	17
Disk System Software	•	•	•	•	19
Sample Write Routine	•	•	•	•	20
Patches for CP/M*	•	•	•	•	21
Hardware Level Registers		•		•	25
Bank Selection				•	32
Interrupt Logic					33
Bank Selection		•		•	34
Phantom Logic					35
4 MHz Operation					36
Power-On Jump Logic	_				37
Drive Cable Conventions	•	•			38
Serial I/O Switch Settings	•	•	Ť	Ĭ	39
Concise DIP Switch Reference	•	•	•	•	40
Concise DIP Switch Reference	•	•	•	•	41
Parts List	•	•	•	•	45
Assembly Instructions	•	•	•	•	40
Parts Installation	•	•	•	•	40
Initial Check-out and Power-up	•	•	•	•	52
Concise Firmware Memory Map	•	•	•	•	53
Software listings	•	•	•	•	34
Cold Boot Loader		•	•	•	ככ
CBIOS Drivers for CP/M	•	•	•	•	5/
Disk Jockey 2D Firmware	•	•	•	•	64
Schematics	•	•	•	٠	94

FOR TECHNICAL SUPPORT

OR REPAIR SERVICE

CALL

(415) 524-2104

#### User's Manual

tm

#### DISK JOCKEY 2/D

#### INTRODUCTION

The Morrow Designs DISK JOCKEY 2/D Model B (DJ) board features four distinct subsections:

- 1. A floppy disk controller, capable of reading and writing data in either single density FM code or double density MFM code with write precompensation, which can be connected to any floppy disk drive plug compatible with the Shugart 800/850.
- A baud rate selectable hardware UART serial interface that allows communication with a terminal device at TTY 20ma current loop or RS-232 levels.
- 3. Automatic address generation upon reset or power-up which allows a "jump start" to the boot strap program in the ROM contained on the board.
- 4. Bank select logic which allows the board to be enabled or disabled under software control. This logic also can be programed to force the board to be enabled or disabled during power-on/reset sequences.

The DJ plugs into an S-100 bus slot in a system with an 8080, 8085, or Z80 (1.7MHz - 5MHz) CPU. The controller has a cable connector for attaching a flat cable to the first floppy disk drive, and can control a chain of up to four drives daisy chained on this cable. A second connector on the DJ is provided for attaching a terminal device.

The DJ uses memory mapped I/O. Device registers used to input from and output to the floppy disk and the serial port are accessed from the CPU board of the S-100 system by references to memory addresses. Some registers differ in function depending on whether they are being read or written.

Most users will not wish to use the hardware level registers directly. Instead, they can call standard disk and serial I/O subroutines contained in 1016 bytes of EPROM memory on the DJ board. This EPROM occupies a 1024 byte block of S-100 bus memory address space. A 1024 byte RAM is also provided which is used by the EPROM firmware for the storage of various disk related variables such as the current track number, the current drive number, etc. An exact map of these variables is included at the end of the PROM listings.

#### Introduction

The actual addresses where the I/O registers, EPROM, and RAM appear are controlled by another PROM, referred to as the address selection PROM. The PROM is supplied with standard addresses burned into it for these registers. If the standard addresses would conflict with some other device on the system bus, a PROM burned with non-standard addresses can be substituted.

The DISK JOCKEY 2/D uses 2048 bytes of memory starting at 340:000 or E000H (standard version). The first 1016 bytes are occupied by EPROM, the next 8 bytes constitute the memory mapped I/O, and the last 1024 bytes contain the RAM buffer.

#### PROGRAMMING SPECIFICATIONS

#### ROM JUMP TABLE

Most users will wish to take advantage of the standard I/O subroutines supplied in PROM on the DJ.

The user should branch to the appropriate address in a jump table in the first few words of the system ROM. Since each subroutine ends with a RET instruction, a CALL instruction should be used to branch to the subroutine.

The jump table contains jump instructions to the true address of the utility routines within the ROM. Having a jump table allows the individual routines to be updated and moved around within the ROM without having to change software that calls the routines. Let A represent the address of word 0 of the onboard ROM. In boards with standard address decoding PROMS, A = 340:000Q (E000H). The address to call for the utility routines are then:

ADDRESS	STANDARD	VALUE	SYMBOLIC	C VALUE FUNCTION
	Octal	Hex		
A	340:000	E000	DBOOT	DOS bootstrap routine
A+3	340:003	E003	TERMIN	Serial input
A+6	340:006	E006	TRMOUT	Serial output
A+9	340:011	E009	TKZERO	Recalibrate (seek to TRKO)
A+12	340:014	E00C	TRKSET	Seek
A+15	340:017	E00F	SETSEC	Select sector
A+18	340:022	E012	SETDMA	Set DMA address
A+21	340:025	E0 15	DREAD	Read a sector of disk data
A+24	340:030	E018	DWRITE	Write a sector of disk data
A+27	340:033	E0 1B	SELDRV	Select a disk drive
A+30	340:036	E0 1E	TPANIC	Test for panic character
A+33	340:041	E0 21	TSTAT	Serial status input
A+36	340:044	EO24	DMAST	Read current DMA address
A+39	340:047	E0 27	STATUS	Disk status input
A+42	340:052	E0 2A	DSKERR	Loop to strobe error LED
A+45	340:055	E0 2D	SETDEN	Set density
A+48	340:060	E0 30	SETSID	Set side for 2-headed drives

The specific function of each subroutine is described below.

The subroutine upon completion will execute a RET instruction. A disk subroutine that completes normally will return with the carry flag cleared to zero. A disk subroutine that detects an error condition will return with the carry flag set to 1. A program should always test the carry flag after a return from a disk utility subroutine and branch to an appropriate error handling routine if the carry flag is set.

#### SERIAL I/O

#### GENERAL

There is a hardware UART on the DJ board along with a crystal controlled baud rate generator. There are sixteen different baud rates available including 12 of the most common. The baud rate of the UART must match the baud rate of the terminal connected to the DJ board in order for the serial interface to function properly.

The UART (Universal Asynchronous Receiver-Transmitter) consists of two independent sections: a transmitter section and a Each section has two registers. receiver section. transmitter section one register is loaded by the system bus. The contents of this bus register are transferred to a shift register where start, stop, and (conditionally) parity bits are appended. The transmitted serial data originates from this shift register. Whenever the contents of the system bus register have been transferred to the second shift register the UART sets the TBRE (Transmitter Buffer Register Empty) bit in its status register.

In the receiver section there is a shift register which assembles a parallel data word from the input serial stream after start and stop bits have been removed. When a complete data word has been assembled in this register it is loaded into a second register that is accessible from the system bus. Whenever this bus register is loaded from the receiver shift register the UART sets the DR (Data Ready) bit in its status register.

#### TERMIN

This subroutine is used to collect input characters from a terminal which is connected to the serial port on the board. routine waits for the UART to raise the DR bit of its status register. The character is then transferred to the A register and trimmed to seven bits. Reading the UART's data register automatically resets the DR bit. This routine will not return until a character arrives from the terminal.

#### TRMOUT

This subroutine is used to transmit characters to a terminal that is connected to the serial port on the board. The routine waits until the TBRE bit in the UART's status register is high. When this bit is high, the data in the C register of the CPU is transfered to the UART's system bus register. This automatically resets the TBRE bit.

#### TPANIC

This subroutine is used to detect the presence of a "panic" character in the input data stream from the terminal. A program which uses this routine must load the C register with the desired "panic" character. If the UART has collected a character (i.e. the DR bit of the UART's status register is high) and it matches the character in the C register, the routine SETS the ZERO flag of the CPU's FLAGS register. On the other hand, the routine will CLEAR this flag if 1) the DR bit is not high or 2) the character in the UART's system bus register does not match the character in the C register.

#### TSTAT

This subroutine is used to test the condition of the DR bit in the UART's status register. If the DR bit is high, TSTAT will SET the ZERO flag of the CPU's FLAGS register. If the DR bit is low, TSTAT will CLEAR the ZERO flag of the CPU's FLAGS register. The routine does NOT alter the state of the DR bit.

#### DISK I/O

To understand the significance of the disk utility. subroutines, it is necessary to say a few words about how data is organized on the disk.

Information on the disk is organized into 77 concentric tracks. The disk read/write head can be moved to any track by a series of step in or step out commands. A step in command moves the read/write head one track towards the center of the disk. A step out command moves the head one track away from the center of the disk. The numbering of the tracks is arranged so that track zero is the farthest from the center of the disk. One of the responsibilities of the Western Digital 1791 / Fujitsu 8866 controller is to know the current track number over which the read/write head is located and to calculate how many step in or step out commands are necessary to move the head to a new track.

Once the read/write head has been moved to the desired track, the rotation of the disk will move a circle of magnetic material beneath the head. Within this circle of material, data is recorded in distinct regions called sectors. The sector is the smallest amount of information that can be separately read from or written to the disk. There are three different sector formats that IBM currently supports. The table below details the relationship between the size of a sector and the number of sectors that can fit on a single track.

bytes of data per sector sectors per track

SINGLE DENSITY	128 256 512	26 15 8
DOUBLE DENSITY	256 512 1024	26 15 8

In the header field which preceeds the data field of a sector, the track number, the side, the sector number and the sector length are recorded. During read or write commands, this header is read before data transfers take place. Whenever a seek command is issued which causes the the read/write head to move to a new track the firmware on the DJ board performs a verify which reads this sector header to make sure the head is positioned correctly and to determine if there is any change in the sector length or the density of the recorded information. If there is an error as to the track number, the firmware automatically issues a seek to track zero command to position the head over a known track.

The disk drive has a sensor that reports when the read/write head is physically positioned at track zero. A series of step out commands must be issued by the 1791/8866 controller until this status line becomes active. This operation will always position the head to the same physical track. The seek to track zero command is often called a recalibrate command and is a standard utility subroutine supplied with the disk firmware.

Transferring a sector of disk data between memory and the disk therefore involves the following steps, each corresponding to a subroutine call to the Disk Jockey firmware (with the exception of error checking):

Specify the track number the read/write head should be positioned over during subsequent data transfers between the disk and memory.

Check for error conditions.

Specify the sector number that will be involved in subsequent data transfers between the disk and memory.

Specify the starting memory address of block of data that is to be transfered to or from the disk.

Check for error conditions.

Actually perform the read or write operation. Check for error conditions.

# ROM SUBROUTINES


- TRKSET The value in the C register of the CPU specifies what track the read/write head will be positioned over when the next disk read or disk write operation is issued. A bounds check is made for a value greater than or equal to zero and less than or equal to 76. If the value in the C register is within these bounds, the contents of the C register is written into the RAM location TRACK. Otherwise no action is taken, the carry flag is set and the subroutine returns to the calling program.
- SECTOR The value in the C register of the CPU specifies what sector will be involved in the next disk read or write operation. If the C register contains a zero, the carry flag is set and the routine returns immediately. If the C register is non-zero, the low order five bits are transfered to the RAM location SECTOR, the carry flag is cleared and the routine returns to the calling program. Just prior to a disk transfer operation a comparison is made between the value in SECTOR and the maximum number of sectors on the track that the transfer is to take place on. If the value in SECTOR exceeds the maximum number of sectors, the transfer operation is aborted and error information is reported.
- SETDMA During disk transfer operations blocks of data are moved to and from the disk. These blocks can be 128, 256, 512, or 1024 bytes long. The starting address of a data block that will be involved in the next disk transfer operation is specified by the B-C register pair when the SETDMA subroutine is called. Since the disk registers are memory mapped, the firmware has been designed to try to protect them from being written into or read from during disk transfer operations. Accordingly, a bounds check is performed before the DMA address is recorded in the Disk Jockey RAM. If a 1024 byte data transfer to or from the disk would cause memory references to the I/O registers of the disk controller, the carry flag is set and the routine returns with no action taken. If the value of the B-C pair is such that there could not be any memory references to the last eight locations of the Disk Jockey ROM during a subsequent disk operation, the contents of the B-C pair are written into the memory location of the Disk Jockey RAM specified by the label The carry flag is cleared and the routine DMAADR. ends.

- SELDRV The value of the C register determines which of 4 disk drives will be selected for the next disk transfer operation. Accordingly, the data in C is trimmed to the low order two bits and stored in the RAM location DISK. The carry flag is cleared and the routine returns to the calling program.
- SETSID Double sided floppy disk drives have two read/write heads so that information can be stored and retrieved from both sides of the diskette. The two heads are positioned so that they are both on the same track one They also share common directly below the other. read/write electronics. Therefore only one of these heads can be selected at a time. Bit 0 of the C register is used to select which of the two heads on a double sided drive will be used during the next disk transfer operation. A zero in bit 0 will select the bottom head and a 1 will select the top head. Selecting a side and selecting a disk are independent operations. If side zero is selected then regardless of the disk selected, side zero will always be accessed until SETSID Finally, if the selected disk is single is called. sided, side zero will always be selected regardless of the results of the SETSID routine.
- SETDEN The 1791/8866 Floppy Disk Controller operates in two modes: single density FM (Frequency Modulation) mode or double density MFM (Modified Frequency Modulation) mode. Bit 0 of the C register determines what density the 1791/8866 will operate in when the next disk transfer operation is initiated (0=single,l=double). Care must be exercised in the use of this routine. Under certain conditions, if the density is changed in between disk transfers that occur on the same track, the microprogram that the 1791/8866 controller executes could fall into an error loop from which it could not recover. In such a case the system would have to be reset before further disk operations could be performed. The density mode of the 1791/8866 can safely be changed when a subsequent disk transfer operation will occur on a different track than the last. It should be noted that the firmware of the Disk Jockey has the ability to automatically set the density mode of the 1791/8866. Whenever a new drive is to be selected or whenever the head is not loaded, the Disk Jockey firmware performs a "read header" operation just after positioning the read/write head (if necessary) and just before attempting to perform a disk transfer. This "read header" operation is used to establish the density of the (possibly new) track and to determine the length of the sectors on this track. If the density has not changed from the last "read header" operation or if the calling program has set the density correctly through the use of SETDEN, the process of reading the sector header is slightly faster (by approximately one and a


half diskette revolutions) than it would be if the initial assumption concerning the density was wrong.

- TKZERO This subroutine positions the read/write head to the outer-most track of the diskette: track 00. The track zero sensor is used to determine this positioning and no "read header" verify operation is performed. There are several side effects of positioning the head at track zero: (1) a flag is set in the Disk Jockey RAM to force a "read header" density/position verify operation prior to the next disk transfer operation and (2) the mode of the 1791/8866 controller will be forced to single density as long as disk transfer operations occur on track zero. All IBM compatible diskettes have track zero formatted in single density and condition (2) above relieves the system software of the burden of conditionally changing density every time the head is If the rest of the disk is moved to track zero. recorded in double density, the Disk Jockey firmware will automatically switch back to double density when the head is moved away from track zero without the intervention of external software.
- This subroutine transfers information from the diskette READ to memory. The first task is to select the proper disk drive. If the new drive is not the same as the current drive, the load head time-out flag is set and the current drive is updated to be the new drive. Next, the "head loaded" flag is tested. If the head is not loaded or if the current drive was not the same as the new drive, the head load time-out flag is set. The firmware then merges the drive select bits with the head select bit and physically selects a drive, loads the head(s), and selects a side (if the drive is double sided). If the head load time-out bit is set, a 40 millesecond delay occurs to allow for the head to settle after loading. Next the "ready" line from the drive is tested. If the drive is not ready, the head is unloaded and the routine returns to the calling program with the carry bit set and an 80H in the A register. drive is ready, the head is positioned in accordance with the most recent seek operation. Head motion (including a head load) or a change of disk drive will cause the firmware to verify the track position by doing a "read header" operation. The correct density of the track is also determined during this operation and the density mode is changed if necessary. If the 1791/8866 controller cannot read the header information in either density, its status is copied into the CPU's A register, the head of the drive is positioned over track zero, and the operation is terminated with the carry set. When the Disk Jockey firmware positions the head to a new track, it reads a header both to determine the proper density and to find out the length and number of the sectors on the new track. The DJ RAM location SECLEN is updated

during read header operations and contains encoded data that determines both the number and the size of sectors on the current track. After (possibly) positioning the head the firmware takes the sector address determined by the most recent set sector operation and compares it to the total number of sectors on the current track. the desired sector is too large, the carry flag is set and the routine returns with a 10H in the A register. If the value is acceptable, the data from this sector is transfered to memory starting at the address specified by the most recent set DMA operation. The length of this transfer is determined by the length of the sectors on the current track. The last two bytes of data on the sector are not read into memory. These are the CRC check sum bytes and are used to detect data transfer The 1791/8866 chip processes these bytes and errors. then updates its status register. The last operation that the routine performs is to place the status information in the A register and conditionally set the carry flag. The details of these status bits are illustrated below.




DWRITE - The flow of logic for this routine is exactly the same as described above in the read data operation up to the point where the information transfer is to take place. If all the conditions for a data transfer as described above are satisfied, a write sector command is issued to the 1791/8866 controller and information is transfered from memory to the disk drive starting at the memory address specified by the most recent DMA operation. This data is written on the sector specified by the most recent set sector operation and the head is positioned over the track specified by the most recent seek operation. As the controller writes data on the disk it is continually computing two CRC check sum bytes. After the last byte of data has been written on the diskette, the two check sum bytes are appended to the sector by the controller for later use when the sector is read back into memory. As with the read operation the controller updates its status register after the last CRC byte has been written on the diskette. These status bits are placed in the A register just before control is returned to the calling program. The carry flag is conditionally set from these bits. The details of this status information can be seen below.




DBOOT - Branching to this routine will initiate a bootstrap load operation from the floppy disk. 128 bytes of data will be read (single density mode) into the first half of the 4th page of the Disk Jockey RAM (normally 344:0000 or E400H). The bootstrap routine terminates with a branch to the first location of this block. Typically sector 1 of track zero will contain another bootstrap program whose job it is to load a Disk Operating System (DOS) such as Disk/ATE or CP/M. If the bootstrap read is not successful, control is passed to the DSKERR utility which is described below. Before sector one is read into memory, various memory locations of the Disk Jockey RAM are initialized. Also DBOOT goes through a several second delay to insure that the system is stable. In order to effect an orderly start-up sequence, DBOOT does not require that the drive have a diskette in place when it is called. If the drive is not ready when DBOOT is called, it falls into a loop that turns on the LED at the top of the controller and slowly pulses the activity light at the front of the drive. This was done so that DBOOT could be started before a diskette was inserted in the drive. When a diskette has been inserted, the door should be closed just AFTER the activity light has been pulsed.

DMAST - This subroutine loads the B-C register pair with the current value of the DMA address recorded in the Disk Jockey RAM.

STATUS - This subroutine loads the B register with the sector number involved in the last disk transfer operation. It loads the C register with the track number the head is currently positioned over. Finally, it loads the A register with a bit pattern indicating the drive involved in the last disk transfer operation, the length of the sectors on the current track, the side specified by the last SETSID call, the density of the data during the most recent disk transfer operation, and whether the drive selected during the most recent disk operation was double sided WITH double sided media in place. The details of how this information is encoded in the A register is presented below.





DRIVE MSB	DRIVE LSB	DRIVE NO.
0	0	DRIVE A
	1	DRIVE B
Ų	1 6	DRIVE C
1 -	١	DRIVE D
1	<u> </u>	DRIVED
į.		

SIDE	SIDE
BIT	SELECTED
0	SIDE 0 SIDE 1

SECTOR LENGTH MSB	SECTOR LENGTH LSB	SECTOR LENGTH	DENSITY
0	0	128	SINGLE
0	1	256	DOUBLE
1	0	512	DOUBLE
1	1	10 24	DOUBLE

DEN	SITY BIT
0	SINGLE
1	DOUBLE

DOUBLE SIDED = 1 Indicates double sided drive and diskette

DSKERR - Calling this routine will put the CPU into a loop which will cause the LED (Light Emitting Diode) at the top left portion of the controller board to flash on and off at intervals of about a second. This routine takes no parameters and will not return-- its primary usefulness is to indicate when a hard error has occured during the bootstrap load operation.

RECAP OF REGISTER A ERROR BITS

"SETDMA"		7	6	5	4	3	2	1	0	BIT
DMA ADDRESS	SET I	ro D	J I/O	SPACE						

"DREAD"	7	6	5 	4	3 	2 	1 ( 	)  -	BIT
NOT READY ILLEGAL DMA ILLEGAL SECT CRC ERROR LOST DATA DATA REQUEST BAD DATA FOR	OR/RECOR	тои о	FOUND						

"DWRITE"	7 	6 5	4 	3 	2 -	-	-	BIT
NOT READY WRITE PROTECT ILLEGAL DMA ILLEGAL SECTOR CRC ERROR LOST DATA DATA REQUEST BAD DATA FOR	ADDR OR/RECOR	RD NOT FO	םמטם_					

# DISKETTE INITIALIZATION

Before a new diskette can be successfully used, it must be initialized. Most diskettes are sold pre-initialized. However, it is sometimes necessary to reinitialize a diskette. The process of initializing a diskette involves writing the header field of every sector of every track onto the diskette. None of the subroutines described in the section above can be used to write these header fields. This is a safety measure to ensure that an erroneous branch to the firmware EPROM cannot reinitialize a diskette, destroying all the data recorded on it. The initialization function for diskettes is typically provided by a command included in the Disk Operating System. CP/M diskettes furnished by Morrow Designs contain a command called FORMT# to allow the user to format diskettes in any of the four IBM compatable formats.

# UTILIZING DISK JOCKEY FIRMWARE

Data transfers to and from the disk must be preceded by calls to certain Disk Jockey routines. The function of these routines is to set up parameters that will be used during the transfer. The following procedure is suggested:

- 1) Select the drive to be involved in the transfer. This is accomplished by calling the routine "SELDRV" with the proper drive number in register C. The drive need not be selected before every transfer. A drive once selected will remain selected until another drive is specified. For 2-headed drives, the side of a drive should be specified by calling the SETSID routine with the desired side number in the C register.
- 2) If the drive has not been accessed before, the read/write head of the drive is in an unknown position. To initialize the drive a call should be made to "TKZERO" in order to bring the head to track zero.
- 3) Set the DMA address. This involves calling the routine "SETDMA" with the correct value in the B-C register pair. It is not necessary to set the DMA address before every data transfer. If data is always being read into the same area of memory, then only one "SETDMA" call need be made.
- 4) Set the read/write head over the desired track. This involves a call to "TRKSET" with the desired track number in register C. It is only necessary to call the "TRKSET" routine when changing tracks. If the data transfer involves the same track as the previous transfer then no call to "TRKSET" should be performed.
- 5) Set the desired sector number. The sector can be set by calling "SETSEC" with the correct sector number in register C. If the sector has not changed since the previous "SETSEC" call, as with a read-modify-write sequence, then this routine may be skipped.
- 6) Read or write the desired sector. The controller can now be commanded to read or write to the disk by calling "DREAD" or "DWRITE".

The order in which these operations occur is not important with the exception that the "DREAD" or "DWRITE" routine must be called last.

Suppose sectors 5, 6, 7 and 8 of track 12, drive 1 are to be read to or from memory starting a location 7:000Q (700H). The following programs will do this:

Utilizing Disk Jockey Firmware Example of Disk Read

001:000	Ø61	356	346	1	READ	LXI	SP, 2ØØH	set up the stack
001:003	257			2		XRA	A	select drive A
001:004	117			3		VOM	C,A	
001:005	315	363	341	4		CALL	SELDRV	
001:010	315	362		5		CALL	TKZERO	recalibrate the hea
001:013	Ø16	Ø14		· 6		IVM	C,12	seek the head to
ØØ1:015	315	313		7		CALL	TRKSET	track 12
001:020	øøı	ØØ5	ØØ4	8		LXI	B,4:005Q	sector count&number
ØØ1: Ø23	3Ø5			9		PUSH	В	save sector cnt#
001:024	ØØ1	ØØØ	160	1 Ø		LXI	В,7000Н	set up read address
ØØ1:027	315	Øll	342	11	LOOP	CALL	SETDMA	
001:032				12		POP	В	restore sect to rea
001:033				13		PUSH	В	
001:034	315	166	342	14		CALL	SETSEC	set up sect to read
ØØ1:Ø37	315	Ø42	342	15		CALL	DREAD	read the sector
001:042		Ø7Ø	ØØl	16		JC	ERROR	test for error
ØØ1:Ø45	3Ø1		•	17		POP	В	restore sect cntν
ØØ1:Ø46	ØØ5			18		DCR	В	update count
ØØ1:Ø47	312	Ø73	ØØl	19	÷	JΖ	DONE	
ØØ1: Ø52	Ø14			20		INR	С	update sector numbe
ØØ1:053	3Ø5			21		PUSH	В	save count&number
001:054	315	352	341	22		CALL	DMAST	dma address into B-
ØØ1: Ø57		ØØØ	ØØ1	23		LXI	H,100H	add sector size to
001:062				24		DAD	В	current address
001:063				25		PUSH	H	new address into B-
001:064	3Ø1			26		POP	В	
001:065	3Ø3	Ø27	ØØl	27		JMP	LOOP	continue reading
001:070	3Ø3	Ø7Ø	ØØl	28	ERROR	JMP	ERROR	error stop
ØØ1:073	3Ø3	Ø73	ØØl	29	DONE	JMP	DONE	

Utilizing Disk Jockey Firmware
Example of Disk Read

Ø1ØØ	31 EE	E6	1	READ	LXI	SP, 2ØØH	set up the stack
Ø1Ø3	AF		2		XRA	A	select drive A
0104	4F		3		VOM	C,A	
Ø1Ø5	CD F3	El	4		CALL	SELDRV	
Ø1Ø8	CD F2	El	5		CALL	TKZERO	recalibrate the head
ØlØB	ØE ØC		6		MVI	C,12	seek the head to
ØlØD	CD CB	E 2	7		CALL	TRKSET	track 12
Ø11Ø	Ø1 Ø5	Ø4	8 9		LXI	B,4:005Q	sector count&number
Ø113	C5				PUSH	В	save sector cnt#
Ø114	Øl ØØ		1Ø		LXI	в,7000Н	set up read address
Ø117	CD Ø9	E2 .	11	LOOP	CALL	SETDMA	•
ØllA	Cl		12		POP	В	restore sect to read
ØllB	C5		13		PUSH	В	
ØllC	CD 76		14		CALL	SETSEC	set up sect to read
ØllF	CD 22		15		CALL	DREAD	read the sector
Ø122		Øl	16		JC	ERROR	test for error
Ø125	Cl		17		POP	В	restore sect cnt#
Ø126	Ø5		18		DCR	В	update count
Ø127		Øl	19		JZ	DONE	
Ø12A	ØC		20		INR	С	update sector number
Ø12B	C5		21		PUSH	В	save count&number
Ø12C		El	22		CALL	DMAST	dma address into B-(
Ø12F	21 ØØ	Øl	23		LXI	н,100н	add sector size to
Ø132	Ø9	•	24	·	DAD	В	current address
Ø133	E5		25		PUSH	H	new address into B-(
Ø134	Cl		26		POP	В	
Ø135	C3 17		27		JMP	LOOP	continue reading
Ø138	C3 38	Ø1	28	ERROR	JMP	ERROR	error stop
Ø13B	C3 3B	Øl	29	DONE	JMP	DONE	

# Utilizing Disk Jockey Firmware

## WRITE:

The following program writes from memory starting at 200:000Q (8000H) onto tracks 4,5, and 6 of disk drive 1.

001:000	Ø61	356	346	1	WRITE	LXI	SP, 2ØØH	set up the stack
001:003	257			2		XRA	A	select drive A
001:004	117			3		VOM	C,A	
001:005	315	363	.341	4		CALL	SELDRV	
001:010	315	362	341	5		CALL	TKZERO	recalibrate the hea
001:013	ØØ1	ØØØ	177	6		LXI	B,8000H-10	ØH set initial adrs.
001:016	315	Øll	342	7		CALL	SETDMA	
001:021	Ø76	ØØ4		8		IVM	A,4	initial track numbe
001:023	Ø62	112	ØØ1	9	TLOOP	STA	TEMP	save track number
ØØ1:Ø26	117			1Ø		MOV	C,A	seek to correct trk
ØØ1:027	315	313	342	11		CALL	TRKSET	
001:032	ØØ1	ØØl	Ø32	12		LXI	B,32:001Q	sector count&number
001:035	3Ø5			13	SLOOP	PUSH	В	save sect and count
ØØ1:Ø36	315	352	341	14		CALL	DMAST	get current address
001:041	Ø41	ØØØ	ØØ1	15		LXI	н,100н	update to next sect
001:044	Øll			16	•	DAD	В	-
001:045	345			17		PUSH	H	move address to B-C
001:046	3Ø1			18		POP	В	
001:047	315	Ø11	342	19		CALL	SETDMA	set up new address
ØØ1: Ø52	3Ø1			20		POP	В	restore sect cntν
ØØ1:Ø53	3Ø5			21		PUSH	В	
001:054	315	166	342	22		CALL	SETSEC	set up next sector
ØØ1:057	315	123	342	23		CALL	DWRITE	write the data
ØØ1:Ø62	332	107	ØØ1	24		JC	ERROR	test for error
001:065	301			25		POP	В	recover sect cntν
001:066	Ø14			26		INR	С	update sector
001:067	ØØ5			27		DCR	В	update count
001:070	302	Ø35	ØØ1	28		JNZ	SLOOP	-
001:073	Ø72	112	ØØ1	29		LDA	TEMP	get current track
001:076	Ø74			3Ø		INR	A	update track
001:077	376	ØØ7		31		CPI	7	check if all done
001:101	3Ø2	Ø23	ØØ1	32		JNZ	TLOOP	continue to next tr
001:104	3Ø3	104	ØØ1	33	DONE	JMP	DONE	
001:107	3Ø3	107	ØØl	34	ERROR	JMP	ERROR	error exit
001:112				35	TEMP	DB	Ø	track storage
				36				J

# Utilizing Disk Jockey Firmware

## WRITE:

The following program writes from memory starting at 200:000Q (8000H) onto tracks 4,5, and 6 of disk drive 1.

0100	31 EE E6	1	WRITE	LXI	SP,2ØØH	set up the stack
Ø1Ø3	AF	2		XRA	A	select drive A
Ø1Ø4	4F	3		VOM	C,A	
Ø1Ø5	CD F3 E1	4		CALL	SELDRV	
Ø1Ø8	CD F2 E1	5		CALL	TKZERO	recalibrate the head
Ø1ØB	Ø1 ØØ 7F	6	-	LXI	B,8000H-10	ØH set initial adrs.
Ø1ØE	CD Ø9 E2	7		CALL	SETDMA	_
Ø111	3E Ø4	8		MVI	A,4	initial track number
Ø113	32 4A Ø1	9	TLOOP	STA	TEMP	save track number
Ø116	4F	10		VOM	C,A	seek to correct trk
Ø117	CD CB E2	11		CALL	TRKSET	_
ØllA	Ø1 Ø1 1A	12		LXI	B,32:001Q	sector count&number
Ø11D	C5	13	SLOOP	PUSH	В	save sect and count
ØllE	CD EA E1	14		CALL	DMAST	get current address
Ø121	21 ØØ Ø1	15		LXI	H,100H	update to next sect
Ø124	Ø9	16		DAD	В	
Ø125	E5	17		PUSH	H	move address to B-C
Ø126	Cl	18		POP	В	
Ø127	CD Ø9 E2	19	•	CALL	SETDMA	set up new address
Ø12A	Cl	20		POP	В	restore sect cnt#
Ø12B	C5	21		PUSH	В	
Ø12C	CD 76 E2	<b>22</b> ·		CALL	SETSEC	set up next sector
Ø12F	CD 53 E2	23		CALL	DWRITE	write the data
Ø132	DA 47 Ø1	24		JC	ERROR	test for error
Ø135	Cl	<b>25</b> -		POP	В	recover sect cnt#
Ø136	ØC	26		INR	С	update sector
Ø137	Ø5	27		DCR	В	update count
Ø138	C2 1D Ø1	28		JNZ	SLOOP	
Ø13B	3A 4A Ø1	29		LDA	TEMP	get current track
Ø13E	3C	3Ø		INR	A	update track
Ø13F	FE Ø7	31		CPI	7	check if all done
Ø141	C2 13 Ø1	32		JNZ	TLOOP	continue to next tr
Ø144	C3 44 Ø1	33	DONE	JMP	DONE	• .
Ø147	C3 47 Ø1	34	ERROR	JMP	ERROR	error exit
Ø14A	ØØ	35	TEMP	DB	Ø	track storage
		36			•	

#### DISK SYSTEM SOFTWARE

An assembled Disk Jockey 2D is part of a DISCUS 2 system and is also accompanied by a copy of CP/M. The supplied CP/M is tailored to the I/O on the Disk Jockey 2D controller. CP/M expects that a serial TTY/RS-232 terminal is connected to P2 (serial port) of the Disk Jockey. CP/M is supplied on a write protected diskette (notch open) which should be kept that way. DO NOT COVER THE NOTCH ON THE DISKETTE. The system is designed to self load when the disk is placed in drive A and a branch is made to 340:000Q (E000H). The CP/M diskette is accompanied by a series of manuals describing how to back-up a CP/M diskette.

Copies of CP/M which are purchased through Morrow Designs are supplied on a diskette which loads into the system through the use of the bootstrap loader DBOOT. To use DBOOT the system should be turned on and the CPU's program counter should be initialized to 340:000Q (E000H) either from the front panel of the computer or through jump-start logic either on the controller or on some other board in the system. A 2-3 second delay occurs when DBOOT is called so that the system has time to stabilize before the disk is accessed. Power should be applied to the drive(s) that are connected to the Disk Jockey controller at or before the time it is supplied to the CPU. However the system should be given time to stabilize before a diskette is inserted a drive. DBOOT always loads from drive A. If a diskette is not in place when DBOOT is started, the activity light at the front of drive A is slowly pulsed to indicate that the bootstrap loader is waiting for a diskette to be inserted in the drive and the door to be closed. The proper time to close the door is just AFTER the activity light has flashed. Shortly after the door is closed the drive signals the controller that it is ready and a loader program on sector one of track zero is read into the Disk Jockey RAM. When DBOOT is finished, it transfers control to this secondary loader.

# I/O CONNECTORS P1 AND P2

Illustrated below are the details of the pin connections of Pl and P2. In both illustrations, the top of the circuit board is to the right of the drawing. The end pins of both connectors are numbered on the silk screen legend of the PC board. Note that all disk interface signals are active low.

RS232 GROUND RS232 INPUT RS232 OUTPUT TTY+ INPUT TTY- INPUT TTY+ OUTPUT TTY- OUTPUT	P2   *   1   *   3   *   5   *   7	-DRIVE SELECT	50 48 46 44 42 40 38 36 32 28 20 18 16 14 12 10 8 4 2	P-***************	49 GND 47 GND 45 GND 43 GND 41 GND 39 GND 37 GND 35 GND 31 GND 29 GND 27 GND 25 GND 21 GND 19 GND 17 GND 15 GND 17 GND 15 GND 17 GND 15 GND 11 GND 11 GND 11 GND 11 GND 11 GND
---	------------------------------------	---------------	---	-------------------	--

#### General

This section is included for those users of the Disk Jockey 2D who have purchased a copy of CP/M Vers. 1.4 from a source OTHER than Morrow Designs. Copies of CP/M sold through Morrow Designs have the necessary I/O routines to interface CP/M to the Disk Jockey controller and to the DJ2D's serial I/O facility. These patches will help create a SINGLE DENSITY CP/M diskette—NOT a double density one. Though this may seem of marginal interest at first glance, we would point out that this section, combined with the software listings provided in the back of this manual, constitutes an excellent example of interfacing the Discus 2D to a significant disk operating system.

At the end of this section are two listings which are designed to allow the Disk Jockey to be interfaced with the Digital Research CP/M operating system. This can be done with a minimum of effort.

The first listing is the so called "cold start loader" which is used to bring CP/M in from the disk. It also has code which will allow the user easily to write a modified version of CP/M out on the disk. There is even a small routine which writes the "cold start loader" itself on sector 1 of track 0.

The second listing is CBIOS software (Custom Basic Input-Output System) which is the interface between CP/M and the Disk Jockey controller. The general idea is to key in the cold start loader, use the loader to bring CP/M in from a diskette, enter the CBIOS code and, finally, use the cold start loader to save everything out on a clean diskette.

# The "Cold Start Loader"

There are three parts to the cold start loader. LOAD is at address 347:000Q (0E700H) and is designed to read CP/M into memory from location 51:000Q (2900H) to 77:377Q (3FFFH). After loading CP/M, the LOAD routine branches to location 76:000Q (3E00H) which is a routine that initializes several memory locations, prints a sign-on message, and then branches to CP/M proper.

SAVE is at location 347:111Q (0E749H) and is the reverse of LOAD. SAVE writes out on the disk starting at track 0 sector 2 all memory locations between 51:000Q (2900H) and 77:377Q (3FFFH). After performing this operation, SAVE comes to a dynamic halt at STALL 347:133Q (0E75BH).

INTLZ is a short routine which writes locations 347:000Q (0E700H) through 347:177Q (0E77FH) on sector 1 of track 0. Thus, once the cold start loader is keyed into memory, it can save itself at the right location on the disk.

\*CP/M is a trademark of Digital Research

#### CBIOS

The standard version of CP/M is designed to run with the Intel MDS development system and floppy disk interface. Most of the CP/M system software is completely independent of the particular 8080 hardware environment in which it happens to be running. However, there is a certain part which must be tailored to the hardware of the host system. This hardware dependent software is completely contained on pages 76 and 77 of CP/M memory (assuming the standard 16K version). CP/M can be made to run on different hardware by changing the software on pages 76 (3E00H) and 77 (3F00H). The CBIOS software which is supplied with the Disk Jockey is designed to let CP/M run when an eight inch full sized floppy disk is attached to the Disk Jockey controller that is plugged into an S-100 main frame.

# Patching CP/M

Before actually performing any of the steps below, the Disk Jockey should be plugged into an S-100 bus mainframe, and an 8" disk drive should be connected to the controller. Be sure to observe correct cable orientation. You should have on hand two diskettes: one with CP/M and a blank one that has been formatted. A copy of CP/M which will run on the Disk Jockey will be constructed on the blank disk before any changes are attempted on the original CP/M disk. As a precaution, the diskette with the CP/M binary should have a write protect notch and this notch should NEVER be covered during the following steps.

## Step I:

Plug in the controller. Connect the disk to the controller and turn on the the CPU and the disk drive. Do NOT put a diskette in the drive at this time.

# Step II:

Be sure the drive is on and the door is OPEN. Initialize the CPU's program counter to 340:000Q and start the machine. After a several second delay, the LED at the top of the controller should turn on and the activity light (if one is present) on the front of the drive should flash briefly every several seconds. Various memory locations in the Disk Jockey RAM are now initialized and the firmware is ready to perform disk transfer operations. Stop the CPU.

# Step III:

Enter the "cold start loader" into memory starting at location 347:000Q (0E700H). The instructions will extend from 347:000Q (E700H) to 347:177Q (0E77FH), filling most of the first half of the last page of RAM on the controller.

#### PATCHES FOR CP/M\*

#### Step IV:

Set the program counter of the CPU to location 347:142Q (0E762H), but do NOT start the CPU yet.

#### Step V:

Insert the BLANK diskette into the drive and close the door. Be sure that the diskette is NOT write protected. (An 8" write protected diskette has a notch near the corner of the diskette diagonally oppoiste the labled corner.) If this notch is missing or covered, the diskette is not write protected. Be sure the diskette is inserted right side up. On a Disk Jockey system, the label will be on the top. The diskette is inserted in the drive with the label held bewteen the thumb and forefinger.

#### Step VI:

Start the computer. The drive activity light (if one is present) will come on, the head will load and step out to track 0 unless it is there already. After sixteen revolutions of the diskette, the head will unload and the activity light will go off.

#### Step VII:

Stop the CPU. It should be in the tight loop JMP DONE -- 303 171 347 octal (C3 79 E7 hex). The cold start loader has been written on sector 1 of track 0.

#### Step VIII:

Remove the diskette from the drive.

#### Step IX:

Change location 347:001Q (0E701H) from 000Q (00H) to 133Q (5BH) and change location 347:002 (0E702H) from 76Q (3EH) to 347Q (0E7H).

#### Step X:

Initialize the program counter of the CPU to 347:000Q (E700H) but do NOT start the machine.

#### Step XI:

Insert the CP/M diskette and be sure that the write protect notch is not covered. Close the door securely

## PATCHES FOR CP/M\*

#### Step XII:

Start the CPU. The head will load and after a second or two the head will step to track 1. Wait for the head to unload and the activity light to go off. CP/M has been loaded into memory between 51:000Q (2900H) and 77:377Q (3EFFH).

#### Step XIII:

Enter the CBIOS code starting at 76:000Q (3E00H). Be sure to check that the code has been entered correctly.

## Step XIV:

Initialize the program counter of the CPU to 347:111Q (E749H) but do NOT start the CPU.

#### Step XV:

Take the diskette which has the cold start loader on track 0 sector 1 and place it in the drive. Be sure that this diskette is still write enabled (the notch should be covered).

#### Step XVI:

Start the CPU. The head should load, return to track 0 and write the better part of tracks 0 and 1 before it unloads. After the head unloads, remove the diskette and remove the write enable tab from the diskette. Stop the CPU. The CPU should be executing the JMP STALL instruction -- 30 3 133 347 octal (C3 5B E7 hex).

#### Step XVII:

Connect a terminal to the serial port of the Disk Jockey and adjust the baud rate, parity, stop bits, and word length of the terminal and controller so that they match.

## Step XVIII:

Inspect the diskette which was removed in step XVI. Be sure that the write protect notch is NOT covered. Insert the diskette in the drive once again. Initialize the CPU's program counter to 340:000Q (E000H) and start the machine. After a few seconds the terminal should print:

# 16K CP/M VERS/1.4

After a few more seconds the prompt should appear:

#### A>

A Disk Jockey version of CP/M is now up and running. After this new version of CP/M has been tested (as documentated in the CP/M manual), Steps I through XVII can be used to alter the original CP/M diskette if desired.

#### HARDWARE LEVEL REGISTERS

Users desiring a greater level of control over the floppy disk or serial interface may wish to refer directly to the I/O device registers on the DJ from their 8080 or Z80 program. There are fourteen one-byte registers— five of them read only, six write only and three read/write. The registers have eight memory addresses on the S-100 bus with a different register being selected during a read operation and a write operation when the addressed register is read only or write only.

The 1791/8866 controller comprises one of the read only registers (status register), one write only register (command register), and all three of the read-write registers (track, sector, and data registers). The uses of these registers will be touched on only briefly here as there is included in the documentation a detailed data sheet describing the way in which the 1791/8866 controller functions.

The 1602 UART comprises two of the read only registers (input data and status registers) and one of the write only registers (output data). As with the 1791/8866, we do not describe these registers in great detail since a data sheet for the 1602 is also included in the documentation.

The 1791/8866 controller has a negative logic data bus. For this reason the internal bidirectional data bus of the DJ board is also negative logic. However, the bus of the 1602 UART is positive logic. This means that when references are made to the UART registers, the signal levels are opposite to what one would normally expect. In practice then, one should always invert data just before it is written into the UART output register; likewise, data read from the UART should be inverted before it is interpreted.

#### READABLE REGISTERS

Register 0 - The inverted UART data output register
Location 343:370 (E3F8 hex) standard Disk Jockey:

Data is stored in this register by the UART after it has been assembled from the serial data input stream. When a new character is assembled and transferred to this register, the UART sets the DR (Data Ready) flag. When this register is read by the CPU, the DR flag is reset by the UART hardware.

Register 1 - The inverted UART status register
Location 343:371 (E3F9 hex) standard Disk Jockey

Only the low order five bits of this register have any significance. The meaning of these bits is presented below. The 1602 data sheet should be referred to for a more detailed discussion of these bits. We shall list these signals using their positive logic mnemonics with the understanding that the actual signals read will be the negation of these mnemonics.

## INVERTED UART STATUS BITS

4 3 2 1 0
FE | | | PE
TBRE | | OE

FE = Framing Error

TBRE = Transmitter Buffer Register Empty

DR = Data Ready


OE = Overrun Error

PE = Parity Error

Register 2 - Disk Jockey status register Location 343:372 (E3FA hex) standard Disk Jockey

This register contains bits that identify the current status of the Disk Jockey and the currently selected drive. Only the six low order bits have any significance in this register. The meanings of these bits are presented below:

# DISK JOCKEY STATUS REGISTER



Bits marked with an asterisk reflect the current state of the status lines from the currently selected floppy disk drive. For a detailed specification of these signals see the documentation that accompanys the floppy disk drive. If no drive is currently selected or if the head is not loaded these bits are all high.

- READY This bit is a 1 when the currently selected drive is powered up with a diskette in place and the door closed.
- INDEX This line reflects the status of the INDEX line from the floppy disk drive. It goes to a l once per revolution of the diskette.
- N2SIDED- This line is a 0 when a double sided drive is connected to the controller AND there is a double sided diskette in place in the drive with the door closed.
- HEAD When this line is a 1 the head of the currently selected floppy disk drive is loaded.
- DATARQ When this line is a 1 the data request line from the 1791/8866 controller is high and the controller is requesting that its data register be read from or written to. When the data register is referenced, this line will change to a 0.

Hardware level registers

- INTRO The 1791/8866 controller sets this line to a one whenever it has completed a command and is no longer busy. This line is reset by a reference to the command register or the status register of the 1791/8866 controller.
- Register 3 Not currently used Location 343:373 (E3FB hex) standard Disk Jockey
- Register 4 1791/8866 controller status register Location 343:374 (E3FC hex) standard Disk Jockey

This is the status register of the 1791/8866 controller. The meaning of the bit patterns of this register varies depending upon the command that the controller is executing or has executed. See the 1791/8866 data document for a detailed discussion of this register.

WRITE ONLY REGISTERS

Register 0 - The inverted UART data input register location 343:370 (E3F8 hex) standard Disk Jockey

Inverted data is stored is this register by the CPU for serial output by the UART. The UART transfers the data from this register to an internal parallel load serial output register where the start bit optional parity bit and the stop bits are appended to the data. Whenever the UART empties register 0, the TBRE status bit is raised to inform the CPU that it is possible to output more data to the UART.

Register 1 - Disk Jockey drive control register location 343:371 (E3F9 hex) standard Disk Jockey

This is an eight bit register that is used to select one of four possible drives that can be connected to the controller, select side one or side two for double headed drives, enable or disable the interrupt control capabilities of the controller, enable or disable the stall logic of the controller during data accesses to the 1791/8866's data register, and set or clear the master reset pin of the 1791/8866 controller and the VCO oscillator. During power-up and system bus resets, is register is initialized so that it is as if ones had been written in all eight bits. The specific nature and use of the bits in this register is presented below:

DRIVE CONTROL REGISTER

	7	6	5	4	3	2	1	0
RESET	1	1	1			1		_NDRIVEA
AENBL	- '	1		1				NDRIVEB
INTDS	ВĹ	<del></del> ·				i		NDRIVEC
SIDE	0			l				NDRIVED

- PRESET When a one is stored in this bit, the master reset pin of the 1791/8866 is active and the controller chip is in a reset condition and will not accept any commands. The Voltage Controlled Oscillator of the Phase Lock Loop is also disabled and the Phase Lock Loop will not process any data to produce data windows for the 1791/8866. This bit is used to reinitialize the 1791/8866 in the event that the micro-program in the controller chip becomes confused and gets lost trying to read bad data. When a zero is stored in this bit (after a one value) the VCO of the Phase Lock Loop will properly start and the 1791/8866 will execute a home command and place itsef in a state to accept commands.
- When the CPU references the 1791/8866's data register AENBL during a data transfor, the PREADY line (S-100 bus line 72) is brought low which puts the processor in a wait state. The CPU remains in this state until the 1791/8866 raises its DATA REQUEST line. This mode of operation dispenses with the usual status test during data transfers and makes it possible for the Disk Jockey to run at double density speeds without having to use a DMA channel. However, there are times when the CPU needs access to the data register even though the DATA REQUEST LINE is low and will stay low (just before a seek command is issued, for example). When the AENBL bit is a one, the stall logic that usually governs accesses to the 1791/8866's data register is disabled. This allows the CPU to have access to this register as if it were a normal memory location. However, before the Disk Jockey can move data to or from the floppy disk drive, this bit must be a zero so that the CPU can synchronize its data transfers to the 1791/8866 controller.
- INTDSBL When this bit is a zero, the interrupt request line of the 1791/8866 controller is enabled to request interrupts on the S-100 system bus. When this bit is a one, no interrupts can be generated by the controller. The user should consult the 1791/8866 data sheet for a thorough understanding of the chip's interrupt request line.
- SIDE 0 When a double headed drive is connected to the Disk Jockey, a zero in this bit will enable head 1 whenever the drive is selected. A zero will enable head 0. If a single headed drive is selected, this bit has no effect on the drive.
- NDRIVED When this bit is a zero and the head isloaded, the fourth or last drive is selected. A one written in this bit will deselect the last drive.

Hardware level registers

NDRIVEC - This is the drive select bit for the third drive connected to the Disk Jockey. A zero selects the third drive when the head is loaded while a one deselects the third drive.

NDRIVEB - The drive select bit for the second drive connected to the Disk Jockey. When the head is loaded, a zero in this bit will select the second drive while a one will deselect it.

NDRIVEA - The drive select bit for the first drive connected to the Disk Jockey. A zero in this bit will select the first drive when the head is loaded and a one will deselect it.

Only one of the four low order bits of this register should ever be a zero. If more than one of these bits are zero, loading the head will select more than one drive and cause data errors during reads and possible head position errors on seeks.

Register 2 - The Disk Jockey function register
Location 343:372 (E3FA hex) standard Disk Jockey

Only the low order four bits of this register have any significance. Two bits load and unload the read/write head of the drive, one determines the density mode that the 1791/8866 controller operates at, and the last is used to turn on and off the LED at the top of the PC board. During power-up and system bus reset, this register is initialized so that it is as iff ones had been written in all four bits. The specific function of the various bits in this register is detailed below:

#### DISK JOCKEY FUNCTION REGISTER

	3	2	1	.0
LEDOFF	_			_SINGLE
HD1 -		-	ļ	HD0

LEDOFF - When a one is stored in this bit, the LED at the top of the circuit board is turned off. A zero will turn the LED on.

SINGLE - When this bit is a one, the DJ board will read and write data to and from the disk in single density. When this bit is a zero, reads and writes are performed in double density.

HDO, HD1 - These two bits control the loading of the read/write head. Their functional character is detailed in the table below.

HD1	HD0	Read/write head function
0	0	head is loaded
0	1	not allowed
1	0	1791/8866 may unload head
1	1	head is unloaded

Register 3 - Not currently used Location 343:373 (E3FB hex) standard Disk Jockey

Register 4 - 1791/8866 controller command register Location 343:374 (E3FC hex) standard Disk Jockey

This is the command register of the 1791/8866 controller. There are four different classes of commands and within each class there are a number of separate commands that the controller can execute. See the 1791/8866 data document for a detailed discussion of this register and its use.

#### READ-WRITE REGISTERS

Register 5 - 1791/8866 track register
Location 343:375 (E3FD hex) standard Disk Jockey

The 1791/8866 controller uses this register as a reference to where the read/write head of the disk drive is positioned. Extreme care should be exercised when writing in this register. If care is not exercised, seek errors may likely occur. See the 1791/8866 data document for a more detailed discussion.

Register 6 - 1791/8866 sector register
Location 343:376 (E3FE hex) standard Disk Jockey

This is the sector register of the 1791/8866 controller. Only one of the commands will cause the 1791/8866 to write in this register. Generally the 1791/8866 uses this register to determine which sector is to be read or written. See the 1791/8866 data document for a more detailed discussion.

Register 7 - 1791/8866 data register Location 343:377 (E3FF hex) standard Disk Jockey

This is the data register of the 1791/8866 controller. Data is written into this register when the controller is writing to the disk. Data is read from this register when the controller is reading from the disk. The desired track number is also written in this register when seek commands are issued to the controller. As before the 1791/8866 data document should be referred to for a more complete discussion

#### Hardware level registers


#### FINAL NOTE

The Disk Jockey firmware contains numerous examples illustrating the use of the hardware registers listed above. A comprehensive study of the two Western Digital data documents along with a careful examination of the Disk Jockey firmware will equip the interested user with enough knowledge to control the disk drive at the hardware level.

The purpose of "Bank Selection" is to allow more memory in a system than the CPU can normally address. This is accomplished by assigning a board not only a memory address somewhere within the 64K range of addressable memory, but also a bit position within a special dedicated I/O port - port 40H (100Q). Port 40H is called the "Bank Select Port" and is used by a wide variety of S-100 hardware manufacturers exclusively for this purpose. With this scheme, it is possible to have as much as 524,288 bytes of memory on the S-100 bus without addressing conflicts.

System software and user programs are growing larger each day and it is clear that memory mapped devices such as the Disk Jockey must exercise care in the way that they use S-100 bus memory space. To make way for the increased need for memory space, the Disk Jockey now implements the bank select port, port 40H, so that the 2K of memory space that the board uses can be assigned to any of eight banks within the extended address space on the bus. Another feature of the board is its ability to select or de-select itself during power-on clear or bus resets.

To implement the bank select logic on the board, the user must decide which bit within port 40H will be used to select and de-select the board. This bit is selected by installing a jumper on the board. A decision must also be made as to whether the board should select or de-select itself when POC\* (bus line 99) or PRESET\* (bus line 75) is active. This decision is made by the installation of another jumper. The details of these two jumper options are presented below:



Factory assembled boards will be shipped with a jumper installed between A and B so that the board will select itself during POC\* or PRESET\*. If for some reason this choice is not acceptable to the user, it is easy to remove the jumper and install it between A and C. It is necessary that one of the two jumpers always be installed, even if the board is not to be used in a bank select environment. If the bank select logic is not to be used, the jumper should be between A and B. A final note - both jumpers should never be installed simultaneously.

	110		120
The bank select scheme will			
provide for eight banks of memory each having 64K bytes. These banks are numbered 0 through 7		* 0	BIT 0
which correspond to the bit positions in the illustration at		* 1	BIT 1
the right. The pad just above  J3A below should be jumpered		* 2	BIT 2
to exactly one of the pads to the right. The bit number to the		* 3	BIT 3
right of the pad will determine the memory bank that the Disk		* 4	BIT 4
Jockey will reside in. Once this choice is made, the Disk Jockey		* 5	BIT 5
will be enabled or disabled when the CPU executes an OUT 40H in-		* 6	BIT 6
sruction. The pattern in the A register will determine whether		* 7	BIT 7
the board is selected or not.	ll		
Suppose, for example, that J3A is connected to bit 7. Then the	25 LS 25 21	*	74 LS 27 3
Disk Jockey will be enabled when		J	
the CPU executes an OUT 40H in- struction and the A register has		3 A	
a pattern such that bit 7 is a		A	

11C

12C

one. The values of the other bits have no influence on whether the board will be selected or not. If bit 7 is a zero, the board will be deselected. Again, the values of the other bits have no influence. However, for the bank select scheme to work properly, when an OUT 40H instruction is executed, usually only one of the bits in the A register should be a one. In this way, only one bank of memory will be selected at one time.

The bank select logic on the Disk Jockey board can be disabled by removing the 25LS2521 IC from position 11C.

#### INTERRUPT LOGIC

Whenever the 1791/8866 disk controller chip finishes an operation such as read sector, seek to a track, seek to track 0, etc., it raises an internal interrupt request flag which is brought to the outside world on pin 39 of the device. This flag can be used to inform external hardware that the chip is ready to execute new tasks. The present version of the Disk Jockey controller buffers this signal and makes provision for the user to connect it to any of the nine different interrupt lines available on the S-100 bus.

#### Interrupt Logic

Presently there is not a great deal of interrupt driven software available for microcomputer systems. However, this will probably change as the user demand for increased system speed and performance begins to be felt by software vendors. It is also fair to say that interrupt driven operating systems are somewhat more complex and require a great deal more thought to implement than operating systems which are not interrupt driven. Operating systems such as UNIX have been designed with interrupts in mind while operating systems such as CP/M were designed before people seriously considered using classic interrupt techniques in a microcomputing environment.

The Disk Jockey interrupt logic is implemented by installing a jumper at the lower left hand area of the circuit board. The jumper should originate at the open pad just to the left of JIA and should connect to ONLY ONE of the pads below the symbols VIO, VII, VI2, VI3, VI4, VI5, VI6, VI7, or PINT. Unless there is a vectored interrupt controller on the bus or on the system's CPU board, the jumper connection should be made to PINT. After the interrupt jumper is installed, interrupts from the 1791/8866 can be enabled or disabled by writing a 0 or 1 in bit 5 of the Disk Jockey drive control register (write only register #1). For the details please refer to the section on Hardware Level Registers. The jumper pad layout for installing interrupts on the DJ board are shown below:

#### \* JlA

								Р	
V	V	V	V	V	V	V	V	I	
I	I	I	I	I	I	I	I	N	
0	1	2	3	4	5	6	<b>I</b> 7	T	
							*		

#### BOOT LED

Just to the left of Pl, the right angle header connector for the disk drive, is the boot LED. This LED (light emitting diode) will slowly flash on and off if the DBOOT routine cannot load the bootstrap from the diskette. Since the boot routine does not use any of the terminal I/O logic, this LED is helpful in determining whether a go/no-go attempt at bringing up an operating system is due to faulty I/O hardware and/or drivers or due to some other cause-- memory, diskette media, controller, CPU, etc.

## BOOTING WITHOUT A DISKETTE

If no diskette has been placed in Drive A and a boot is attempted (as is often the case during a power-on-jump when the system is first powered up), the red activity light at the front of the Drive A will flash on briefly about once every second and the boot LED will turn on without flashing. It is possible to execute a bootstrap load in this mode. Insert a system diskette into Drive A. Do not lower the door, but push the diskette into the drive far enough so that it locks into place (the higher the drive door, the easier for the diskette to lock into place). Wait for the activity light at the front of the drive to flash on and off and, when it goes off, close the drive door. The system will boot the next time the drive activity light goes on.

#### POWER STABILIZATION

Whenever the bootstrap load DBOOT routine is called, the head on Drive A will not load (as evidenced by the drive activity LED at the front of the drive) for a second or two. There is a built in delay in DBOOT to make sure that all components of the system are stable and have finished any reset processes that may occur when the system encounters an active POC\* (negative logic power-on-clear) or PRESET\* (negative logic bus reset) signal. This delay precaution is especially important when power is first applied to a system which does a power-on-jump to the controller.

#### PHANTOM LOGIC

The DJ will respond to the PHANTOM\* line (S-100 pin 67) if paddle 6 of switch 1 is placed in the 'on' position. This paddle is the third from the top of the LEFT switch which is at position 5D on the circuit board. The Disk Jockey controller will become de-selected when the PHANTOM\* is active (logic zero) if this paddle is on. If this paddle is placed in the 'off' position, the DJ controller will ignore the PHANTOM\* line. In order for the Power-on Jump feature of the controller to work on a SOL computer, the PHANTOM\* switch must be on.

The DJ can also generate PHANTOM\* whenever the prom or ram on the DJ is accessed. This feature can be used to disable other memory boards in the system which may conflict with the memory address of the DJ. To enable this feature install the jumper J2 on the circuit board. With jumper J2 installed the DJ will drive the PHANTOM\* line low (active state) whenever the address on the S-100 bus matches the addresses occupied by the DJ. Note that if jumper J2 is installed AND the PHANTOM\* enable switch is on the DJ will never become selected. Only one of the PHANTOM\* options of the DJ can be used at a time.

## 4 MHz OPERATION

The Disk Jockey controller has been designed to work at all three of the most common S-100 bus speeds: 2 MHz, 4 MHZ, and 5 MHz. However, at bus speeds in excess of 2 MHz, the 2708 EPROM on the board may not function properly unless a wait state is inserted during fetches to this part. The DJ has been designed to automatically insert ONE wait state in bus cycles which read data or instructions from the 2708 EPROM if paddle 7 of switch 1 is in the 'on' position. If this paddle is in the 'off' position no wait states will be generated during fetches from the 2708 EPROM.

Whenever the Disk Jockey is operating in a system that has a CPU clock speed faster than 2 MHz, paddle 7 of switch 1 MUST be in the 'on' position. If the Disk Jockey is operating with a CPU that is running a 2MHz or slower, paddle 7 of switch 1 MUST be in the 'off' position. This paddle is the second from the top of the LEFT switch at location 5D on the circuit board.

The Disk Jockey controller has the ability to generate addresses on the system S-100 bus when power is first applied or when a system reset is active. This address generating ability will force the CPU to branch to the DBOOT routine on the DJ board so that the system will boot an operating system into memory. There are six paddles on switch I at board position 5D which control the power-on jump logic of the controller. Paddle 8, at the top of the switch enables or disables the power-on jump circuitry. The logic is enabled if the paddle is in the 'on' position and disabled if the paddle is in the 'off' position. If the logic is disabled, the settings of the other five paddles are not important. If the logic is enabled, the settings of the rest of the paddles informs the CPU of the starting address of the Disk Jockey controller within a 64K reigon of memory. Since the controller uses 2K of address space which starts on a 2K boundary, it is necessary to specify the 5 high order address bits to affect a branch to the controller. The remaining 5 paddles on switch 1 program these 5 high order address bits. These switches are arranged in ascending order:

Paddle 5 programs address bit 11 - on for low, off for high Paddle 4 programs address bit 12 - on for low, off for high Paddle 3 programs address bit 13 - on for low, off for high Paddle 2 programs address bit 14 - on for low, off for high Paddle 1 programs address bit 15 - on for low, off for high

These paddles occupy the lowest five positions on switch 1 at board position 5D. For a standard DJ board located at E000H (340:000Q), paddles 1, 2, and 3 should be off while paddles 4 and 5 should be on. Below a complete table of switch settings is detailed.

# POWER-ON JUMP TABLE


# JUMP ADDRESS

# SWITCH SETTING

Octal	Hex	SW1-1	SW1-2	SW1-3	SW1-4	SW1-5 (All)
		(A15)	(A14)	(Al3)	(A12)	•
000:000	0000	on	on	on	on	on - 5 6
010:000	0800	on	on	on	on	off
020:000	1000	on	on	on	off	on
030:000	1800	on	on	on	off	off
040:000	2000	on	on	off	on	on
050:000	2800	on	on	off	on	off
060:000	3000	on	on	off	off	on
070:000	3800	on	on	off	off	off
100:000	4000	on	off	on	on	on
110:000	4800	on	off	on	on	off
120:000	5000	on	off	on	off	on
130:000	5800	on	off	on	off	off
140:000	6000	on	off	off	on	on
150:000	6800	on	off	off	on	off
160:000	7000	on	off	off	off	on
170:000	7800	on	off	off	off	off
200:000	8000	off	on	on	on	on
210:000	8800	off	on	on	on	off
220:000	9000	off	on	on	off	on
230:000	9800	off	on	on	off	off
240:000	A000	off	on	off	on	on
250:000	A800	off	on	off	on	off
260:000	B000	off	on	off	off	on
270:000	B800	off	on	off	off	off
300:000	C000	off	off	on	on	on
310:000	C800	off	off	on	on	off
320:000	D000	off	off	on	off	on
330:000	D800	off	off	on	off	off
340:000	E000	off	off	off	on	on
350:000	E800	off	off	off	on ·	off
360:000	F000	off	off	off	off	on
370:000	F800	off	off	off	off	off
3/0:000	1000	011	<b>0</b>			

## CABLE CONNECTIONS

Drives on Discus systems are connected in daisy chain fashion to the controller board, as illustrated below.



As can be seen from the above figure, Drive A is located at one end of the cable and is the only terminated drive on the cable. The location of any additional drives on the cable is not important as long as they are not at the end of the cable. Again, extra drives are not terminated.

Aside from termination, the only physical difference between an "A" and a "B" drive, or between any two differently addressed drives, is the jumper strapping on the PC board of the drives. Strapping a drive for termination and drive selection is documented in the manual which accompanies the drive.

Four different daisy chain cables are available for one, two, three or four drive systems. A daisy chain cable is simply a parallel cable. Not all available connectors on a multiple drive cable need be filled for the system to function. Also, a dual system with drives addressed, say, as "A" and "C" would work fine as long as the operator remembered to refer to the second drive as "C" rather than "B". In other words, the absence of a "B" drive in no way "locks out" the "C" and "D" drives.

The following rule applies to all cable configurations supplied by Morrow Designs:

The 50 pin flat ribbon cable provided with the Discus system should be connected to the Disk Jockey controller board so that the cable extends out over the solder side of the PC board-- not the component side.

Whichever end of the 50 pin flat ribbon cable is chosen to plug into the controller board, that side of the cable which is on the LEFT (closer to the heat sink) as it connects to the controller should be UP as it connects to each and every drive on the system. Thus, Pl pin 50 on the DJ controller board should come in to each disk drive via the top part of the male 50 pin connector attached to the cabinet of each drive. If the LED on the front of the drive comes on upon power up, the cable is on backwards and should be reversed. The LED on the front of the drive should light up only when a command has been issued to load the head.

Any visual "key" such as an arrow or triangle on a connector should be used solely as an aid in implementing the connection scheme described above.

#### BAUD RATE SELECTION

Paddles 1 to 4 of Switch 2 at the right side of the DJ control the baud rate for the 1602 UART. Sixteen separate baud rates, ranging from 50 to 19,200, are available. The following table lists all possible switch settings for baud rate selection.

BAUD RATE SWITCH SETTINGS

### WORD LENGTH

Paddle 5 of Switch 2 controls data word length selection for the 1602 UART. Placing paddle 5 in the "on" position sets the word length to 7 bits, while "off" fixes the word length to 8 bits. The table below gives the word length selection settings for the DJ.

WORD LENGTH SELECTION

SW2-5	WORD LENGTH
"on"	7 BITS
"off"	8 BITS

# STOP BIT COUNT

SW2-6 controls the number of stop bits, either one or two, which the UART sends after each data word. The "off" position will set the device to two stop bits, and the "on" position to one.

Most devices are extremely tolerant concerning stop bit setting. As a general rule, if a device fails to communicate with the Disk Jockey, it is not because the stop bit setting is incorrect.

STOP BIT COUNT SELECTION

SW2-6	STOP BIT COUNT
"on"	1 STOP BIT
"off"	2 STOP BITS

#### PARITY

If paddle 8 of switch 2 is in the "off" position, the UART will not generate any parity bits at the end of the serial data word. If the paddle is in the "on" position, refer to the table below for the proper parity setting via paddle 7.

PARITY SWITCH SETTING

SW2-7	PARITY		
"on" "off"	ODD PARITY EVEN PARITY		

# FAST REFERENCE FOR DJ2D DIP SWITCHES

Power-on-jump UART Switch

	•		
on off	-"on" enables POJ	on off 8	-"on"= parity/"off"=no
7	-"on" for 4 MHz	7	-"on"= odd/"off"=even
6	-"on" for PHANTOM	6	-"on"= 1 stop bits
5	-ADDR 11 "on" for 0	5 SW2	-"on"= 7 bits/"off"=8
SW1	-ADDR 12 address bits	4	-A low order bit
3	-ADDR13  -	3	-B  Baud Rate   Selection
2	-ADDR 14 for 1 address	2	-C "on" = 0 bit
1	-ADDR 15_ bits	1	-D high order bit
	ı		l!
5D		13C	

[ ]	1	5" x 10" printed circuit board w/solder mask & legend
[ ]	1	180 Ohm 1/4 watt 5% resistor brown-grey-brown
[ ]	2	240 Ohm 1/4 watt 5% resistor red-yellow-brown
[ ]	1	330 Ohm 1/4 watt 5% resistor orange-orange-brown
[ ]	2	470 Ohm 1/4 watt 5% resistors yellow-purple-brown
[]	2	560 Ohm 1/4 watt 5% resistors green-blue-brown
[ ]	1	750 Ohm 1/2 watt 5% resistor purple-green-brown
[]	8	<pre>lk Ohm 1/4 watt 5% resistors brown-black-red NOTE: On early versions of the     silk screened legend on     the circuit board, a 3.3k     Ohm resistor is shown just     to the right of IC 6300 at     board position 8C. This     is an error. This should     be a lk Ohm resistor.</pre>
[ ]	1	1.5k Ohm 1/4 watt 5% resistor brown-green-red
[ ]	5	3.3k Ohm 1/4 watt 5% resistors orange-orange-red
[]	3	4.7k Ohm 1/4 watt 5% resistors yellow-purple-red
[ ]	2	6.19k Ohm 1/8 watt 1% resistors blue-brown white-brown
[ ]	2	10k Ohm 1/4 watt 5% resistors brown-black-orange
[ ]	1	18.2k Ohm 1/8 watt 1% resistor brown-grey-red-red
[ ]	1	20.5k Ohm 1/8 watt 1% resistors red-black-green-red
[ ]	2	27k Ohm 1/4 watt 5% resistors red-purple-orange
[]	1	47k Ohm 1/4 watt 5% resistor yellow-purple-orange
[]	1	54.9k Ohm 1/8 watt 1% resistor green-yellow-white-red
[]	1	86.6k Ohm 1/8 watt 1% resistor white-blue-blue-red
[]	4	1M Ohm 1/4 watt 5% resistors brown-black-green
[ ]	1	180 Ohm 1/8 watt 5% 9 resistor SIP array SIP3
[ ]	1	lk Ohm 1/8 wattt 5% 9 resistor SIP array SIP1
[ ]	2	3.3k Ohm 1/8 watt 5% 9 resistor SIP array SIP2,SIP4
[ ]	3	33 picofarad 5% silver mica capicators

[ ]	2	47 picofarad 2% silver mica capicator
[]	2	112 picofarad 2% silver mica capicator
[]	1	470 picofarad 5% silver mica capicator
[ ]	1	.001 microfarad ceramic disk capicator
[]	1	.01 microfarad mylar capicator
[ ]	3	1.0 - 2.0 microfarad dipped tantalum capicator
[ ]	6	1.0 - 4.7 microfarad axial lead tantalum capicators
[ ]	2	39 microfarad axial lead tantalum capicators
[ ]	16	ceramic disk capicators - may vary in value from .01 to .1 microfarads depending on current supplies
[]	1	Dual-in-line 50 conductor right angle header P1
[ ]	1	Single-in-line 7 conductor right angle header P2
[ ]	. 1	3-pin header
[ ]	1	2-pin header
[]	1	Heat sink for the 7805 regulator at bottom of board
· [ ]	4	6-32 5/16 pan head machine screws
[ ]	4	6-32 1/4" hex machine nuts
[]	1	5.0688 MHz HU/18 Crystal
[]	1	10.0000 MHz HU/18 Crystal
[]	2	8 position DIP switch arrays 5D,13C
[]	1	1N751A 5.1 volt Zener diode
[ ]	<b>8</b>	1N914/4820-0201 signal diodes  NOTE: The silk screened legend on the circuit board shows a group of four diodes just above the 1791/8866 controller at position 14C on the circuit board. These parts are not to be installed and are not furnished with the kit. These parts go with a version of the 1791 controller that Western Digital is not presently making.
[ ]	1	RL209 light emitting diode
[ ]	2	2N 3904 transistor

[ ]	· 2	2N3906 transistor	
[ ]	1	8 pin low-profile socket	
[ ]	15	14 pin low-profile sockets	
[]	13	16 pin low-profile sockets	
[ ]	3	18 pin low-profile sockets	
[ ]	7	20 pin low-profile sockets	
[ ]	1	24 pin low-profile socket	
[]	2	40 pin low-profile sockets	
[ ]	2	74LS00 quad 2-input NAND gate	2A, 3B
[ ]	1	74LS02 quad 2-input NOR gate	3 <b>A</b>
[ ]	1	74LS04/LS14 hex inverter	5C
[ ]	1	7404 hex inverter	2C
[ ]	1	74LS08 quad 2-input AND gate	7в
[ ]	1	74LS10 triple 3-input NAND gate	7A
[ ]	1	74LS30 8-inpur NAND gate	7C
[]	1	74LS32 quad 2-input OR gate	4C
[ ]	1	7438/LS38 quad 2-input NAND buffer	8B
[ ]	5	74LS74 dual D type flip-flop 4A,5A	,6A,8A,2B
[ ]	1	74LS155 dual 1 of 4 decoder	6B
[]	1	74160/LS160/74161/LS161 4 bit counter	6C
[]	1	74175/LS175 4 bit dual rail register	9B
[ ]	1	74LS221 dual monostable	2D
[1]	1	74LS240 octal tri-state inverting buffer	10 D
[ ]	2	74LS244 octal tri-state buffer	6D,8D
[ ]	1	74273/LS273 octal latch	12C
[ ]	1	74367/LS367 hex tri-state buffer	13B
[ ]	4	74368/LS368 tri-state inverting buffer 10B,	11B,4D,12B

[.]	1	74LS373 octal tri-state buffer/latch	7D
[ ]	1	74 390/LS 390 dual decade counter	3C
[]	1	81LS96/LS98 octal tri-state inverting buffer	9D
[]	1	25LS 25 21 octal comparator	11C
[]	1	96LS02 dual monostable	4B
[]	1	MMI6300/6301/82S129/74S287 4 x 256 PROM	8C
[]	1	MMI6331/82S123/74S288 8 x 32 PROM	3D
[]	1	2708 8 x 1k EPROM	110
[]	2		9C,10C
[]	1	BR1941/2941/COM5016 dual baud rate generator	13D
[]	1	TR1602/TR1868/MB8866 Uart	14 D
[]	1	FD1791/8866 dual density floppy disk controller	14 B
[]	1	1448/4558 dual operational amplifier	1C
[]	1	7812/78M12 monolithic 12 volt .5 amp regulator	
	1	79L05 monolithic -5 volt 100 ma regulator	
[]	1	7912/79M12 monolithic -12 volt regulator	
[ ]	1	1912/19112 Monoration	

# ASSEMBLY INSTRUCTIONS

WARNING! IMPROPER ASSEMBLY OF THIS KIT WILL VOID THE WARRANTY. READ THESE INSTRUCTIONS CAREFULLY BEFORE ATTEMPTING TO CONSTRUCT THIS KIT

#### INVENTORY

Make sure that all parts listed in the Parts List have been included. Notify Morrow Designs immediately if any are missing. Also, quickly return all extra parts.

## USE BENDING BOARD

With the exception of the axial tantalum capacitors, the 1N751A zener diode, one of the 1/4 watt 240 Ohm resisters, and the 1/2 watt 750 Ohm resistors, all the resistor and diode leads should be bent to .4 inches. The leads of the 750 Ohm resistors should have a spacing of .55 inches. The axial lead tantalum capacitors should be bent to .7 inches. Use of a bending block will give your finished kit a more professional look.

### USE SOCKETS

Sockets are provided for every IC on the Disk Jockey.

NO REPAIR WORK WILL BE ATTEMPTED ON ANY RETURNED BOARD WITH ANY IC SOLDERED DIRECTLY TO THE CARD

#### ORIENTATION

When this manual refers to the bottom of the circuit board it means the side with the gold S-100 edge connectors. Right and left assume a view from the component side of the board which has the silk screen legend.

All IC sockets will either have their pins numbered, have a 45 degree angle across the corner of pin one, or have a deep groove at the top of the socket. On the Disk Jockey, all sockets and all IC's have pin 1 closest to the top left corner of the board.

The tantalum capacitors are polarized. The dipped tantalum cap has a red dot at its positive lead. This lead should be inserted at the side of the oval legend where the "+" sign is located. The 1.0 microfarad capacitor's positive lead is identified by a circular "tit" where it enters the body of the housing. The positive end of the 39 microfarad capacitors is identified by a red band. The silk screen identifies the positive lead of these axial parts with a "+" sign. The by-pass caps, identified on the silk screened legend by an asterisk "\*" enclosed by a box, are not polarized. The .01 mylar cap and the

The two DIP switch arrays are to be positioned so that switch paddle number 1 is toward the bottom of the board.

The SIP resistor packs, historically prone to being inserted backwards, should have their white dot nearest the white dot on their respective legends. For SIP2 and SIP4 this means that the white dot should point toward the top of the board. For SIP1, the white dot should point to the left and for SIP3, the dot will point to the right.

The crystals included in this kit have a piece of foam pad attached to their PC board side. When these parts are installed, the protective paper on the back of the pad should be peeled off just before the leads are inserted through the circuit board at the position indicated on the parts legend. The foam pad has an adhesive on it which will hold the crystal to the circuit board. The pad and the adhesive are insulators so that no short circuit can occur when the crystal is installed.

The orientation of the transistors is indicated on the silk screen legend of the circuit board, as is their type number. A very common cause of smoke on power-up is a 2N3906 correctly oriented in the place of a 2N3904 and vice versa.

The black band at one end of the diodes marks the cathode and should correspond to the white arrow point on the legend of the circuit board.

Placing the 50 pin flat cable connector, Pl, upside down is a disaster. The angled pins should go through the circuit board. Only the longer straight pins are long enough to accept the ribbon cable to the disk drive. The I/O connector, P2, should be positioned so that the longer angled pins point toward the top of the board while the shorter straight pins go through the circuit board.

## EXAMINE THE BOARD

Visually examine the circuit board for any trace opens or shorts. A concentrated five minute scrutiny will uncover most trace defects. Several hours of scattered, unconcentrated scrutiny generally won't reveal anything. Take special care that no shorts or opens exist on those areas of the circuit board that will be covered by IC sockets. Ohm out any suspicious looking traces for either shorts or discontinuity as appropriate. Return immediately any bare board found to be flawed. Such boards will be replaced under warranty.

# SOLDERING AND SOLDER IRONS

The most desirable soldering tool for complex electronic kits is a constant temperature iron with an element regulated at 650 degrees F. The tip should be fine so that it can be brought into close contact with the pads of the circuit board. Such irons are available from Weller and Unger and should be part of any electronics shop.

There are three important soldering requirements for building this kit:

- 1. Do not use an iron that is too cold (less than 600 degrees F) or too hot (more than 750 degrees F).
- Do not hold the iron against a pad for more than about six seconds.
  - 3. Do not apply excessive amounts of solder.

The recommended procedure for soldering components to the circuit board is as follows:

- 1. Bring the iron in contact with BOTH the component lead AND the pad.
- 2. Apply a SMALL amount of solder at the point where the iron, component lead, and pad ALL make contact.

3. After the initial application of solder has been accomplished with the solder flowing to the pad and component lead, the heat of the iron will have transferred to BOTH the pad AND lead. Apply a small amount of additional solder to cover the joint between the pad and the lead.

DO NOT PILE SOLDER ON THE JOINT! EXCESSIVE HEAT AND SOLDER CAUSE PADS AND LEADS TO LIFT FROM THE CIRCUIT BOARD. EXCESSIVE SOLDER IS THE PRIMARY CAUSE FOR BOARD SHORTS AND BRIDGED CONNECTIONS.

# PARTS INSTALLATION

- [ ] Install and solder the eight signal diodes (1N914 or equivalent) and clip the excess leads from the parts. Be sure that the black bands of the diodes are positioned to match the arrow points of the white legend of the circuit board.
- [ ] Install, solder, and trim the lN75lA zener diode.

PROTECT YOUR EYES WHEN YOU CLIP COMPONENT LEADS AFTER SOLDERING

- [ ] Install and solder all the 1/4 watt resistors in place. Do this in sections so that the leads can be conveniently clipped.
- [ ] Install, solder, and trim the leads of the 1% precision resistors.
- [ ] Next, install, solder and trim the leads of the 750 Ohm 1/2 watt resistor.
- [] Install and solder the 40 pin sockets first, then the 24, 20, 18, 16, and 14 pin sockets in that order. Finally install and solder the 8 pin socket. By installing the sockets in this order, a smaller sized socket will never be placed in a larger sized position.
- [ ] Install and solder the SIP resistor pack arrays. The top pack at the left should have its dot to the left. The top pack at the right should have its dot to the right. The two packs at the center and at the bottom of the board should have their dots pointing toward the top of the board.
- [ ] Install and solder the 6 axial lead 1.0 microfarad capicators. The top two have their "+" leads to the left. The next pair have their "+" leads to the right and the final two will have their "+" leads pointing to the left again. Clip the excess leads from the parts.
- [ ] Install, solder, and clip the leads of the two 39 microfarad caps. The red band of these parts must point to the left.
- [ ] Bend the leads of the 7812, 7912, and one of the 7805 regulators. Set the other 7805 aside for now. Install the top three regulators at the left hand side of the board by placing a nut on top of the regulator, insert a screw from the bottom of the circuit board through the hole of the board and through the hole of the regulator. Hand tighten the nut. Solder the leads. Tighten the screws firmly.
- [] After bending the leads 90 degrees, install and solder the two crystals in place. Clip the excess leads. Fix them to the circuit board by peeling the protective paper off their foam pad and pressing the pad against the board. Be sure to solder the crystals into place so that their padded side will fall into the area outlined on the silk screened legend.

- [ ] Install and solder the two connectors Pl and P2. Be sure to reread the orientation section before installing these parts.
- [] Install and solder the light emitting diode at the top of the board just to the left of Pl. One of the leads of this diode is longer than the other. The longer lead is the anode and must be to the left when the part is inserted. Clip the excess leads after soldering.
- [] Install, solder and clip the leads of the 1.5 dipped tantalum capicators. A total of three are to be installed. One is just to the right of the 7805 regulator in upper left corner of the board. The red dot of this device is to point to the left. The rest have their dots pointing toward the top of the board. There is one to the right of the 1791/8866 IC at position 14B, and another to the left of the 1602 IC at position 14D.
- [ ] Install, solder and clip the 33 picofarad silver mica cap just to the right of the 10 Meg crystal in the left side of the board.
- [ ] Install, solder and clip the leads of the 47 and 112 picofarad silver mica caps just to the left of the 74LS123 IC at location 2D.
- [] Install, solder and clip the two 33 picofarad silver mica caps—one between the 74LS10 IC at 7A and the 74LS74 IC at 8A and the other between the 6631 IC at 3D and the 74LS367 IC at 4D.
- [ ] Install, solder and clip the 470 picofarad mica cap at the upper left of the 7404 IC at location 2C.
- [ ] Install, solder and clip the .001 microfarad disk cap to the left of the 10 MHz crystal.
- [ ] Install, solder and clip the .01 microfarad mylar cap to the left of the .001 disk cap just installed.
- [ ] Install, solder and clip the leads of the three transistors just to the right of the regulator area carefully observing the placement and orientation information silk screened on the circuit board.
- [ ] Install and solder the two DIP switch arrays. Switch 1 of each DIP should be positioned toward the bottom of the board.
- [ ] Install, solder, and clip the leads of the 16 by-pass capacitors whose positions are identified by rectangular boxs each with asterisk "\*" in the middle.

## Parts Installation

[ ] Bend the leads of the remaining 7805 regulator and insert it in the circuit board. Place a separate, finned heat sink between the regulator and the board, work a screw from the back of the board through the board, heat sink, and regulator and hand tighten into the nut on top of the regulator. Solder the leads and adjust the wings of the separate heat sink and, finally, tighten the screw.

# CLEAN AND EXAMINE THE BOARD

Use flux cleaner to remove solder rosin residue. Examine the circuit board carefully for shorts, solder bridges, or missed pins.

# HOW TO FIND WHERE TO PLACE PARTS

For parts placement, please see the silk screened legend on the printed circuit board.

IC's may vary from those marked on the silk screened legend if they are listed as alternate IC's (following a slash) in the Parts List.

DO NOT INSERT ANY IC'S IN THEIR SOCKETS AT THIS TIME

# INITIAL CHECK-OUT AND POWER-UP

Before inserting any IC's in their sockets perform the following check-out procedure:

- 1. Re-check the back of the board for solder shorts and bridged connections and for pins of IC sockets that have not been soldered. These unsoldered pins can cause aggravating intermittant probems during check-out.
- 2. Re-check components for orientation and make sure all components to be soldered have been soldered.
- 3. With an ohm meter, check for shorts between all regulated voltages (+5V,-5V,+12V,-12V) and ground and between any two regulator outputs (all regulator output pins are on the right side of the regulator, towards the bottom of the circuit board in this case). Check for shorts between S-100 supply voltages (+8V,+16V, -16V) and ground. S-100 pins 1 and 51 hold 8 volts, pin 2 holds +16 volts, and pin 52 -16 volts. Ground is on S-100 pins 50 and 100. Check these voltages for shorts amoung each other.

#### Parts Installation

- 4. Place the board WITHOUT IC's into an empty system bus slot and power up. In case of smoke, power down immediately and investigate.
- 5. With a VOM or scope, check the regulators for +5V (both of the 7805's), +12V, and -12V. The bottom pin of all four regulators is the output. Check for Vcc and ground on all IC's. Check for +12V on the 1791/8866 controller, the 2941 baud rate generator, and the 1458/4558 op amp. Check for -12V on the 1602 UART and the 1458/4558 op amp. Finally, check for -5V on the 2941 baud rate generator. If everything is OK, power down and proceed to the next step.

### IC INSERTION

If an IC insertion tool is not available, IC leads should be straightened a ROW at a time, not by the individual PIN. The edge of a straight sided table is an excellent device for this operation. Hold the IC by the plastic case, place one row of legs against a flat surface and push very slightly. Repeat with the opposite row. Continue this procedure until the legs of the IC can be inserted with minimum effort into its socket.

When inserting an IC into its socket, take care that you DO NOT BEND THE IC'S LEGS UNDERNEATH ITS PLASTIC PACK. This is an extremely common error and can escape even a fairly careful visual inspection.

If IC pins become bent under during insertion, use a long nose pliers to straighten them and try again. When removing an IC from its socket, use an IC remover, an IC test clip (another must for any electronics shop) or a miniature screw driver. DO NOT ATTEMPT TO REMOVE AN IC WITH YOUR FINGERS. You will bleed on severely bent pins.

Once all IC's have been inserted, re-check for bent pins. Then check twice for proper orientation. Upside down IC's are generally destroyed upon power up.

IF FOR ANY REASON IT BECOMES NECESSARY TO REMOVE A COMPONENT WHICH HAS BEEN SOLDERED TO THE CIRCUIT BOARD, CLIP ALL LEADS BEFORE REMOVING. THIS WILL REDUCE THE CHANCE OF LIFTING PADS OFF TRACES.

## Parts Installation

#### POWER UP

If all previous checks have been performed, you are ready to put power to your fully populated board. In an empty system with power off, insert the Disk Jockey and power up. If the board smokes, power down and investigate. If not, measure the regulated voltages again.

If any voltages have been lost since powering up the bare board, power down and check for upside down IC's. Isolate the possible faulty chip or chips by powering down, removing a section of IC's, and powering up again. Continue this sequence until the faulty IC or IC's are found.

BE SURE NEVER TO INSERT OR REMOVE A BOARD WITH POWER ON! THIS MAY DAMAGE THE BOARD

This completes the initial check-out of your Disk Jockey. If there are any problems or questions regarding the operation of your Disk Jockey contact the service department of Morrow Designs, (415) 524-2104.

# DJ/2D MODEL B MEMORY MAP

HEX ADDRESS	FUNCT	OCTAL ADDRESS	
E000-E3F7	ROM FIR	340:000-343:367	
	I/O REC		
	WHEN READ	WHEN WRITTEN	
E3F8	UART INVERTED DATA INPUT	UART INVERTED DATA OUTPUT	34 3: 370
E 3F9	UART INVERTED STATUS	DISK JOCKEY FUNCTION	34 3: 37 1
E3FA	DISK JOCKEY STATUS	DRIVE CONTROL REGISTER	34 3: 37 2
E3FB	NOT USED NOT USED		34 3: 37 3
E3FC	1791 CONTROLLER 1791 CONTROLLER COMMAND		34 3 : 374
	(		
E 3F D	1791 TRAC	34 3: 375	
E3FE	1791 SECT	34 3: 376	
E 3FF	1791 DATA	34 3: 377	
E400-E7FF	R	344:000-347:377	

# SOFTWARE LISTINGS

Morrow Designs makes no representations or warranties with respect to the contents hereof and specifically disclaims any implied warranties of merchantability or fitness for any particular purpose. Futher, Morrow Designs reserves the right to revise this publication and to make changes from time to time in the content hereof without obligation of Morrow Designs to notify any person of such revision or changes.

```
* Boot loader program for cp/m. The following code is
                  * loaded by the boot program on the Disk Jockey 2D. The * 2D loads sector one of track zero into memory at
                  * ORIGIN+300H (the last page of ram on the controller)
* then jumps there. It is the responsibility of this code
* to load in the rest of cp/m.
                         **************
                                      2900H ;CPM STARTING ADDRESS
0E000H ;Disk Jockey starting address
ORIGIN+400H ;ram starting address (of 2D)
                  CPMORG
                            EQU
2900 =
                  ORIGIN
E000 =
                            EQU
                  RAM
                            E QU
E400 =
                                                           stack pointer starting address within ram
track zero seek entry point
                  STACK
                                      RAM+240H
E648 =
                            EQU
                   TKZERO
                            EQU
                                      ORIGIN+110
E009 =
                                                           entry for track seek
                                      ORIGIN+140
                  TRKSET
                            E QU
EØØC =
                                                           ;entry point for sector set
;enrty address for read/write beginning address
                                      ORIGIN+170
E00F =
                  SETSEC
                            E QU
                                      ORIGIN+220
E012 =
                  SETDMA
                            E OU
                                                           disk read entry point
                                      ORIGIN+250
EØ15 =
                  DREAD
                            E QU
                                                           ; disk write routine address
                                      ORIGIN+300
EØ18 =
                   DWRITE
                            EQU
                                                           ;disk read/write status routine
                                       ORIGIN+44Q
EØ24 =
                   DMAST
                                       ORIGIN+700H
                             ORG
E700
                   ***************
                     load: load in all the rest of cp/m and the cbios. There
    are only two ways to exit this code: 1) If an
    error occurs, a jump is made to the loader on the
                             Disk Jockey 2D. 2) If everything works, a jump is made to the starting location of the cold boot in the cbios.
                                       ************
                                       H,CPMDRG+1500H ;starting location for cbios
E700 21003E
                   LOAD
                             LXI
E703 3140E6
E706 E5
E707 01022E
                                                           ;initialize the stack
                             LXI
                                       SP, STACK
                                                 ;save jump address for return later
                             PUSH
                                       B,2E02H reg B=sector count, reg C=starting sector B;save sector and count
                   STADDR
                             LXI
                                       SETSEC ;set the sector to read TKZERD thome the
                             PUSH
E7ØA C5
E70B CD0FE0
                             CALL
                                                 ;home the drive
E7ØE CDØ9EØ
                             CALL
                                                          starting location for load
                                       H, CPMORG
E711 210029
                             LXI
                                                 ; put starting address in B&C
E714 44
E715 4D
                   LDLOOP
                            MOV
                                       B,H
                             MDV
                                       C,L
                                       SETDMA ;set up starting load address
E716 CD12E0
                             CALL
                                                 retry counter; save retry count; read in the sector
E719 Ø6ØA
                             MVT
                                       B,10
                   RDLOOP
E71B C5
                             PUS H
                                       R
                                       DREAD
E71C CD15E0
                             CALL
                                                 ;fetch retry count
;take jump if read is ok.
E71F C1
E720 D22AE7
                             POP
                                       В
                                       ROGDDD
                             JNC
                                                 ;update retry counter
;try again if not ten errors
E723 05
E724 C21BE7
E727 C300E0
                             DCR
                                       RDLOOP
                             JN2
                                       ORIGIN
                                                 start all over from the beginning
                   EXIT
                             JMP
                                                  refetch sector count and #
                             PDP
                   RDGOOD
                                       В
E72A C1
                                                 ;update the count
;GO TD CPM IF DDNE
;CDMPUTE NEW SECTDR (MDD 26)
                              DCR
                                       В
E72B Ø5
E72C C8
                             RZ.
                                       С
 E72D ØC
                             INR
                                       A, 27
                                                  test if over 26
 E72E 3E1B
                             MVI
                             CMP
 E730 B9
 E731 C236E7
                                                  ;take jump if sector < 27
                              JNZ
                                       OK
                              MVI
                                        C,1
                                                  ;start with sector 1 of next track
E734 ØEØ1
                   DK
                              PUSH
                                                  ;save count and sector
 E736 C5
                                        TRKSET
                                                 ; conditionally set new track
 E737 CCØCEØ
                              CZ
                                                  restore count and sector #
                              POP
 E73A C1
 E73B C5
                              PUSH
                                                  ;save it again
                              CALL
                                        SETSEC
                                                 ;set new sector
 E73C CDØFEØ
                                                  ;get load address
 E73F CD24EØ
                              ÇALL
                                        DMAST
                                                 ;update te load address
 E742 218000
                              LXI
                                        H,200Q
 E745 Ø9
                              DAD
```

LDLOOP : read next sector

JMP

E746 C314E7

```
* save: write all of cpm and the cbios onto the disk.
                              If an error occurs, the status reurrned by the 2D controller will be in location STACK-1.
                                                             ; change load to write instead of read
E749 2118E8
E74C 221DE7
E74F 215EE7
E752 2228E7
                                        H, DWRITE
RDLOOP+2
                   SAVE
                              LXI
                              SHLD
                                        H, ERROR ; change error return address
                              LXI
                              SHLD
                                        EXIT+1
                              LXI
                                         H,STALL :get return address
E755 215BE7
E758 C303E7
                                        LOAD+3 ;go and do the write
STALL ;stop here if everything ok !
PSW ;save status and flags
                              JMP
E758 C358E7
                    STALL
                              JMP
                              PUSH
E75E P5
                    ERROR
                                         ERROR1 ;stop here on error.
E75F C35FE7
                    ERRORI
                              JMP
                      intlz: write this cold boot loader program out to the
                               disk.
                    ********
E762 3149E6
E765 CD69E8
E768 9199E7
E76B CD12E8
E76E 9E91
                                         SP, STACK
                              LXI
                                                              ;set up stack
                    INTLZ
                                         TKZERO ; home the drive
B,RAM+300R ; get st
                               CALL
                                         B,RAM+398H ;get starting address of this program
SETDMA ;set the write address
C.1 ;set the sector to write
                               LXI
                               CALL
                               MVI
                                         C, 1
SETSEC
 E778 CDOFES
                               CALL
                                         DWRITE ; write this program out
                               CALL
 2773 CD18E8
                               JC
                                         ERROR
 E776 DASEE7
 £779 C379E7
                    DONE
                               JMP
                                         DONE
                                                    ;stop here
```

```
CBIOS DRIVERS FOR CPM
                   Currently the cbios is set up for a 16K cpm, to make a larger system, change the value of CPM.
                                              ;cp/m beginning load address
                           E QU
                                    2900H
2900 =
                                             ;cp/m entrance point
;current disk storage location
3106 =
                 ENTRY
                                    CPM+806H
                           E QU
0004 =
                 CDISK
                 IOBYTE EQU
                                    3 H
                                              ;iobyte storage location
0003 =
                 * Iobyte allows selection of different I/O devices. It
                   can be initialized in any way by changing the equate
                   bellow.
                   Initial iobyte is currently defined as :
                   console = tty
                   reader = tty
                   punch = tty
                   list = tty
                 INTIOBY EQU
                                              ;initial iobyte,
0000 =
                    The following equates reference the disk jockey/2d
                   controller board. If your controller is non-standard then all the equates can be changed by re-assigning the
                    value of ORIGIN to be the starting address of your
                   controller.
                  _____
                                    ØEØØØH ;disk jockey/2d beginning address ORIGIN+3 ;serial input routine
E000 =
                 ORIGIN EQU
                                                       serial input routine
E003 =
                  INPUT
                           E QU
E006 =
                  OUT PUT
                           E QU
                                     ORIGIN+6
                                                        ;serial output routine
E009 =
                 TKZERO
                           E QU
                                     ORIGIN+9H
                                                        track zero seek routine
                                                        ;regular track seek routine
EØØC =
                 SEEK
                           E QU
                                     ORIGIN+ØCH
                                                        ;set sector routine
;read/write beginning address set
E00F =
                 SECTOR
                           E QU
                                     ORIGIN+0FH
EØ12 =
                 DMA
                           E QU
                                     ORIGIN+12H
                                                        disk read routine
                                     ORIGIN+15H
E015 =
                 DISKR
                           E OU
                                                        ; disk write routine
                                     ORIGIN+18H
EØ18 =
                  DISKW
                           E QU
                                                        ; disk selection routine ; serial device status routine
E018 =
                  SELECT
                           E QU
                                     ORIGIN+1BH
                  TSTAT
                           ΕQU
                                     ORIGIN+21H
EØ21 =
                                                        ;disk jockey/2d ram area for boot only
E640 =
                  STACK
                           EOU
                                    ORIGIN+640H
                                              ;seek error bit mask
0099 =
00FF =
                  SEKERR
                           EOU
                                     9 9H
                                              ;read/write error bit mask
                  RWERR
                                     ØFFH
                           EQU
                                              ;carriage return
888D =
                  ACR
                           ΕÕU
                                     ØDH
                  ALF
                           EQU
                                              ;line feed
800A =
                                     ØAH
                                    OUTPUT ;default character output INPUT ;default character input
E006 =
E003 =
                  COTTY
                           E OU
                  CITTY
                           E OU
                  * The jump table immediately below must not be altered. * It is ok to make the jumps to other address, but the
                    function performed must be the same.
                           ORG
                                    CPM+1500H
3E00
3E00 C32D3E
                 START
                           JMP
                                     BOOT
                                              ; cold boot
3E03 C3603E
                                     WBOOT
                                              ;warm boot
                           JMP
3E06 C3C03E
                           JMP
                                     CONST
                                              ; console status
3EØ9 C3CC3E
                           JMP
                                     CONIN
                                              ;console input
3EØC C3DE3E
                 CPOUT
                           JMP
                                     CONOUT
                                              ;console output
3EØF C3F93E
3E12 C3EE3E
                           JMP
                                     LIST
                                              ;list output
                                              ;punch output
;reader input
;track zero home
                           JM P
                                     PUNC H
                                     READER
                           JMP
3E15 C3E43E
                                     HOME
3E18 C3713E
                           JMP
3E1B C31BEØ
                                              ;disk selection
                                     SELECT
                           JMP
3E1E C39B3E
                                              track seek
                           JMP
                                     SETTRK
3E21 C30FE0
                           JMP
                                     SECTOR
                                              ;sector select
3E 24 C312EØ
                                              ;read/write address select
                           JMP
                                     DMA
3E 27 C 3A 13E
                                     READ
                                               disk read
                           JMP
```

WRITE

;disk write

3E2A C3BA3E

```
* boot: load in all of cpm and then
                         jump there. Initialize iobyte.
3E2D 3140E6
3E30 3E00
3E32 320300
                                   SP, STACK
                                                     ; initial stack
                 BOOT
                                                     ;initialize iobyte
                                   A, INTIOBY
                          STA
                                   IOBYTE
                                   H , PROMPT
                                                     ;print signon message
3E35 21643F
                          LXI
3E38 CD8E3E
                          CALL
                                   MESSG
                                            ;select disk A
                          XRA
3E3B AF
                                   CDISK
3E3C 326466
                          STA
                                   B,85H
DMA
                 GOC PM
                                           ;set up default disk buffer
3E3F Ø18666
3E42 CD12E6
                          LXI
                          CALL
3E45 3EC3
3E47 320000
3E4A 21033E
                                   A, 8C3H ; put jump instruction to warm boot at 8
                          MVI
                                   H,START+3
                          LXI
3E4D 220100
3E50 320500
3E53 210631
                                   5 ;put jump to cpm entry at 5 H,ENTRY
                          SHLD
                          STA
                          LXI
3856 228688
3E59 3A8488
3E5C 4P
                          SHLD
                          LDA
                                            ; jump to cpm with current disk in C
                                   CDISK
                          MOV
3E5D C38829
                          JM P
                                   CPM
                 * warm boot: load in all of cpm except the chios. Then
                 * enter cpm.
                                                     ;initialize the stack
                                   SP, STACK
3E6Ø 314ØE6
                 WBOOT
                          LXI
                          XRA
                                           ;select drive A
3E63 AF
3E64 4F
                                   A
                          MOV
3E65 CDIBE®
                          CALL
                                   SELECT
                                   8,2A02H ;sector count and beginning sector
3E68 81822A
                          LXI
                                   ORIGIN+79AH ; call the cold start loader
3E6B CDØAE7
3E6E C33F3E
                          CALL
                                   GOCPM ; now enter cpm
                          JMP
                 * Home: move the head to track zero.
3E71 CD09E0
3E74 0E99
                                    TKZERO ; call the disk jockey/2d
                 HOME
                          CALL
                                                   non relevent error mask
                 SEEK1
                         MVI
                                   C,SEKERR
                  * doerrs: returns if no error. Otherwise prints an appro-
                  * priate error messgae, and returns to cpm with an error *
                  * indication.
                  **********
                                    DOERR1 ;test if errror
 3E76 DA7B3E
                 DOERRS JC
                                             return if ok
                          XRA
RET
 3E79 AP
                 RWOK
                                    A
 3E7A C9
3E7B A1
3E7C ØEØ8
3E7E 217A3F
                  DOERRI
                           ANA
                                             ;strip off unwanted errors
                           MVI
                                    C,8
                                             error counter
                                            L ; beginning address of messages ;get error address in DEE
                           LXI
                                    H,MSGTBL
 3E81 SE
                  DOLOOP
                           MOV
                                    E,M'
 3E82 23
                           INX
 3E83 56
                           MOV
                                    D,M
 3E84 23
                           INX
                                    H
                                             ; check if this bit is the error
 3E85 1F
                           RAR
3E86 DA8D3E
3E89 ØD
                                    MESSGA ;yes, exit after printig error ;no error, update the count down DOLOOP ;continue if not found
                           JC
                           DCR
 3E8A F2813E
                           JΡ
                  * if fall through then unknown error
                                            ;put message address into HAL
                  MESSGA XCHG
 BERD ER
```

```
* messg: print the messgae pointed to by H&L and termin-
                * ated by a ØFFH byte.
                                          ;get character
                         MOV
3E8E 7E
                         ANA
                                          test for end
3E8F A7
3E90 F8
                         PUSH
                                          ;save address
3E91 E5
                                          ;prep for console output
3E92 4F
                         VOM
                                  C,A
                                          ;output it
                         CALL
                                  CPOUT
3E93 CDØC 3E
                                          restore pointer; bump to next character
                                 H
                         POP
3E96 E1
3E97 23
                         INX
                                  н
                                  MESSG
                                          continue until end
3E98 C38E3E
                         JMP
                  settrk: call the disk jockey/2d to seek then exit by testing for errors.
3E9B CDØCEØ
3E9E C3743E
                SETTRK CALL
                         JMP
                                 SEEKI
                  read: read one sector from the disk. Try ten times on
                         errors, before returning an error condition.
                                  H,DISKR ;put disk read address into repeat loop
                         LXI
3EA1 2115EØ
                READ
                         SHLD
                                  RW+1
3EA4 22AB3E
                RDWR
3EA7 Ø6ØA
                         IVM
                                  B,10
                                          ;retry counter
3EA9 C5
3EAA CD0000
                RDWRL
                         PUSH
                                  8
                         CALL
                                          ;actually call disk read/write
3EAD C1
                         POP
                                          ;exit if succesful
                         JNC
                                  RWOK
3EAE D2793E
                                          test error count; continue if not zero
3EB1 Ø5
                         DCR
                                  В
                                  RDWRL
3EB2 C2A93E
                         JNZ
                                  C,RWERR ;read/write error bit mask
DOERRS ;print the appropriate error message
3EB5 ØEFF
3EB7 C3763E
                         NVI
                         JMP
                  write: write data onto the disk, also try ten times
                          before reporting an error.
3EBA 2118EØ
                         LXI
                                  H, DISKW
3EBD C3A43E
                         JMP
                                  RDWR
                 * const: get the status for the currently assigned console *
                          device. The console device can be gotten from
                           iobyte, then a jump to the correct console status * routine is performed.
                           **********
                                                    ;beginning of jump table ;select correct jump
3ECØ 212C3F
3EC3 C3CF3E
                 CONST
                                  H,CSTBLE
                                  CONINI
                          JMP
                   csreader: if the console is assigned to the reader then
                              a jump will be made here, where another jump
                              will occur to the correct reader status.
                                                    ; beginning of reader status table
                 CSREADR LXI
                                   H,CSRTBLE
 3EC6 21343F
 3EC9 C3E73E
                         JMP
                                   READERA
```

```
conin: take the correct jump for the console input
                          routine. The jump is based on the two least significant bits of lobyte.
                                                   ; beginning of character input table
                                  H,CITBLE
3ECC 21043F
                CONIN LXI
                  entry at coninl will decode the two least significant bits
                * of iobyte. This is used by conin, conout, and const.
                                 I OB YTE
3ECF 3A0300
3ED2 17
                CONINI LDA
                         RAL
                * entry at seldev will form an offset into the table pointed
                * to by Hal and then pick up the address and jump there.
                                           ;strip off unwanted bits
;form affset
                SELDEV ANI
                                  6H
3ED3 E606
                                  D,Ø
3ED5 1600
                          IVM
3ED7 5F
                         MOV
                                  E,A
                                           ;add offset
3ED8 19
                          DAD
                                  D
                                           ;pick up high byte
                          MOV
                                  A,M
3ED9 7E
                          INX
3EDA 23
                                           ;pick up low byte ;form address
3EDB 66
3EDC 6F
                          MOV
                                   H,M
                          MOV
                                           ;go there I
3EDD E9
                          PCHL
                 * conout: take the proper branch address based on the two
                           least significant bits of iobyte.
                                                     ; beginning of the character out table
                                   H.COTBLE
3EDE 210C3F
3EE1 C3CF3E
                 CONOUT LXI
                                   CONIN1 ; do the decode
                          JM P
                   reader: select the correct reader device for input. The reader is selected from bits 2 and 3 of lobyte.
                                   H, RTBLE ; beginning of reader input table
 3EE4 21243F
                 * entry at readers will decode bits 2 & 3 of iobyte, used
                 * by csreader.
 3EE7 3A#3##
                 READERA LDA
                                 108 YTE
                 * entry at reader1 will shift the bits into position, used
                 * by list and punch.
                 READRI RAR
 BEEA IF
SEEB C3D33E
                          JMP
                                   SELDE V
                   punch: select the correct punch device. The section
                           comes from bits 445 of lobyte.
                                   H,PTBLE ; beginning of punch table
 3EEE 211C3F
                 PUNCH
                          LXI
 3EF1 3A0300
                          LDA
                                   IOBYTE
                  * entry at pachl rotates bits a little more in prep for
                  * seldev, used by list.
 3EF4 1F
3EF5 1F
                  PNCH1
                          RAR
                          RAR
```

READRI

JMP

SEP6 CSEASE

```
list: select a list device based on bits 647 of iobyte
                                                H,LTBLE ; beginning of the list device routines
 3EF9 21143F
3EFC 3AØ3ØØ
                        LIST
                                    LXI
                                                I OB YTE
                                    LDA
 3EFF 1F
3FØØ 1F
                                    RAR
                                    RAR
                                                PNC H1
 3FØ1 C3F43E
                                    JMP
                          If customizing I/O routines is being performed, the
                          table below should be modified to reflect the changes. all I/O devices are decoded out of iobyte and the jump is taken from the following tables.
                        * console input table
                                                            ;input from tty (currently assigned by intioby,input from 2d);input from crt (currently SWITCHBOARD serial port 1);input from reader (depends on reader selection)
                                                CITTY
 3FØ4 Ø3EØ
                        CITBLE
                                    nia
 3FØ6 473F
3FØ8 E43E
                                    DW
DW
                                                CICRT
                                                READER
                                                            ; input from user console 1 (currently SWITCHBOARD serial port 1)
                                    DW
                                                CIUCI
 3FØA 473F
                           console output table
                                                            ;output to tty (currently assigned by intioby,output to 2d);output to crt (currently SWITCHBOARD serial port 1);output to list device (depends on bits 667 of lobyte)
                        COTBLE
                                    DW
                                                COTTY
 3FØC Ø6EØ
 3FØE 3C3F
                                    DW
                                                COCRT
 3F1Ø F93E
                                    DW
                                                LIST
                                                            joutput to user console 1 (currently SWITCHBOARD serial port 1)
 3F12 3C3F
                                    DW
                                                COUC1
                           list device table
                                                            ;output to tty (currently assigned by intioby,output to 2d) ;output to crt (currently SWITCHBOARD serial port 1) ;output to line printer (currently SWITCHBOARD serial port 1)
                                                COTTY
 3F14 Ø6EØ
                        LTBLE
                                    DW
 3F16 3C3F
3F18 3C3F
                                                COCRT
                                     DW
                                     DW
                                                COLPT
                                                            joutput to user line printer 1 (currently SWITCHBOARD serial port 1)
 3F1A 3C3F
                                    DW
                                                COULI
                           punch device table
                                                            foutput to the tty (currently assigned by intioby,output to 2d)
foutput to paper tape punch (currently SWITCHBOARD serial port 1)
foutput to user punch 1 (currently SWITCHBOARD serial port 1)
foutput to user punch 2 (currntlly SWITCHBOARD serial port 1)
· 3F1C Ø6EØ
                        PTBLE
                                     DW
                                                COTTY
 3F1E 3C3F
3F2Ø 3C3F
                                     DW
                                                COPTP
                                                COUP1
                                     DW
                                                COUP2
                                     DW
  3F22 3C3F
                            reader device input table
                                                           ;input from tty (currently assigned by intioby, input from 2d);input from paper tape reader (currently SWITCHBOARD serial port 1);input from user reader 1 (currently SWITCHBOARD serial port 1);input from user reader 2 (currently SWITCHBOARD serial port 1)
 3F24 Ø3EØ
3F26 473F
3F28 473F
                                               CITTY
                        RTB LE
                                    DW
                                                CIUR 1
 3F2A 473F
                                    DW
                                               CIUR2
                           console status table
                                                            ; status of tty (currently assigned by intioby, status from 2d)
 3F2C 533F
                        CSTBLE
                                    DW
 3F2E 5B3F
                                    DW
                                                            status from crt (currently SWITCHBOARD serial port 1)
 3F3Ø C63E
                                                CSREADR ; status from reader (depends on reader device )
 3F32 5B3F
                                                            ; status from user console 1 (currently SWITCHBOARD serial port 1)
                          status fromreader device
 3F34 533F
                        CSRTBLE DW
                                                            ; status from tty (currently assigned by intioby, status of 2d)
                                                CSTTY
 3F36 5B3F
                                                            ; status from paper tape reader (currently SWITCHBOARD serial port 1)
                                                CSPTR
 3F38 5B3F
                                                            ; status from user reader 1 (currently SWITCHBOARD serial port 1)
                                    DW
                                                CSUR1
 3F3A 5B3F
                                               CSUR 2
                                                            ; status of user reader 2 (currently SWITCHBOARD serial port 1)
```

```
* The following equates set output device to output to * the SWITCHBOARD serial port 1.
                                                   coutput from crt console 1
3F3C =
3F3C =
                    COCRT
                    COUCI
                              EQU
                                                   output from user line printer 1
3F3C =
                    COULI
                              E QU
                                                   joutput from paper tape punch
joutput from user punch 1
joutput from user punch 2
                    COPTP
                              ΕQU
3F3C =
3F 3C =
                    COUP1
                              ΕQU
                    COUP2
                              ΕQU
3F3C =
                                                   ;output from line printer,get status ;wait until ok to send
3F3C DB#2
                    COLPT
                              IN
                                         8 Ø H
                              ANI
3P3E E68Ø
                                        COLPT
                              JZ
3F40 CA3C3F
                              MOV
                                        A,C
                                                   ;output the character
3F43 79
3F44 D301
                               OUT
3P46 C9
                    \mbox{\scriptsize +} The following equates set the input from the devices to \mbox{\scriptsize +} come from the SWITCHBOARD serial port 1
                                                    ;input from user console 1
                               E OU
                                         s
3F47 =
                    CIUCI
                                                   ;input from crt
;input from user reader 1
                    CICRT
                               E QU
 3P47 =
 3P47 = 1
                                                    ;input from user reader 2
;input from paper tape reader, get status
                    CIUR2
                               EQU
 3F47 =
 3F47 DB62
                    CIPTR
                               IÑ
                                                    ;wait for character
 3F49 E648
3F4B CA473F
                               ANI
                                         4 0 11
                                         CIPTR
                               JZ
                               IN
 3F4E D801
                                                    ;strip off the parity
                                          72H
                               ANI
 3F50 E67F
 3P52 C9
                               RET
                     ***********
                     * console status routines, test if a character has arrived *
                                                    ;status from disk jockey 2d
 3F53 CD21E0
3F56 3E00
3F58 C0
                     CSTTY
                               CALL
                                          TSTAT
                                                    prep for zero return
nothing found
                     STAT
                               MVI
RN2
                                          A,0
                                                    return with OFFH
                                          A
                               DCR
 3F59 3D
                               RET
 3FSA C9
                     ******

    The following equates cause the devices to get status
    from the SWITCHBOARD serial port 1.

                                                     status of user reader 1
                     CSUR 1
 3F5B =
                                                     status of user reader 2
                     CSUR 2
                                E QU
                                          $
  3F58 =
                                                     status of paper tape reader
status of user console 1
status from crt, get status
  3 F 58
                     CSPTR
                                EQU.
                                          $
                     CSUC1
CSCRT
                                EQU
                                          $
2
  3F58 =
3F58 D8#2
                                                     strip of data ready bit
make correct polarity
return proper indication
                                          4 ØH
4 ØH
                                ANI
XRI
  3.50 E640
  3F61 C3563F
                                JMP
                                          STAT
                      * The following messages could be put out by the cbios.
                                          ACR, ALF ;prompt message - "16K CP/M VERS 1.4"
. 3F64 ØDØA
3F66 31364B2Ø
                     PROMPT
                                DB
                                           16K
                                DB
                                           CP/M'
                                DB
  3F6A 435Ø2F4D
                                           ' VER'
  3P6E 20564552
                                DB
                                           'S 1.'
                                DB
  3F72 532Ø312E
                                DB
  3F76 34
3F77 9D8A
                                DB
                                           ACR, ALF
   3F79 FF
                                DB
                                           GPFH
```

## error message table

3F7A	8C3F N	SGTBL	DW	ILLDATA	;illegal data
3 F7C			DW	DATAREQ	;data request
3F7E			DW	DATALOS	;data lost
3F80	AF3F		DW	CRCERR	crc error
3F82			DW	ILLSEC	;illegal sector
3F84			DW	ILLDMA	illegal dma
3F86			DW	WRITPRO	;write protected
3F88			DW	NOTRDY	;not ready
3F8A			DW	UNKNOWN	;unknown error
3F8C	ODOA 1	LLDATA	DB	ACR, ALF	
	49'4C474C28		DB	'ILGL DA	TA'
3F97	FF		DB	0 P PH	
3F98	SDSA I	DATAREQ	DB	ACR, ALF	
	4441544120	_	DB	'DATA RE	Q'
3FA2	FF		DB	0 P P H	
3FA3	ODOA I	DATALOS	DB	ACR, ALF	
3FA5	4441544120		DB	'DATA LO	ST'
3FAE	PF		DB	0PPH	
3FAF	ØDØA (	CRCERR	DB	ACR, ALF	
3FB1	4352432045		DB	'CRC ERR	OR *
3FBA	FF		DB	<b>OFPH</b>	
3 FB8	ØDØA 1	LLSEC	DB	ACR, ALF	
3FBD	494C474C20		DB	'ILGL SE	CTOR/TRACK'
3FCE	FF		DB	0 F F H	
3 FCF	ØDØA :	LLDMA	DB	ACR, ALF	
3PD1	494C474C20		DB	'ILGL DM	IA'
3FD9	PF		DB	0 P P H	
		VRITPRO		ACR, ALF	
3FDC	5752542050		DB	'WRT PRO	T'
3FE4	PP		DB	0FFH	
3FE5	ØDØA 8	NOTRDY	DB	ACR, ALF	
3FE7	4E4F542052		DB	'NOT REA	DY'
3FF0	FF		DB	ØFFH	
3FF1	ODOA 1	JNKNOWN	DB	ACR, ALF	
3FF3	554E4B4F57		DB	'UNKOWN	ERROR'
3PPP	PF		DB	0 p p h	

```
AORG OEOOOH
                             1
340:000
                             2
                             3
                                   ORIGIN
                                            EQU
                                                  340:000Q
340:000 340:000
                             5
                                            EQU
                                                  ORIGIN+3:336Q
                                   BEGINS
340:000 343:336
340:000 344:000
340:000 343:370
                                                  ORIGIN+4:000Q
                                   RAM
                                            EQU
                             7
                                            EQU
                                                  ORIGIN+3:370Q
                                   IO
                                            EQU
                             8
                                   UDATA
                                                  IO
340:000 343:370
340:000 343:371
340:000 343:371
                                   DREG
                                            EQU
                                                  IO+1
                             9
                                                  I0+1
                             10
                                   USTAT
                                            EQU
                                                  10+2
                                   DCMD
                                            EQU
340:000 343:372
                             11
                                                  10+2
                                            EQU
340:000 343:372
                             12
                                   DSTAT
                                                  10 + 3
                            13
                                   CSTALL
                                            EQU
340:000 343:373
340:000 343:374
340:000 343:374
340:000 343:375
                                            EQU
                                                  10+4
                             14
                                   CMDREG
                             15
16
                                   CSTAT
                                            EQU
                                                  10+4
                                   TRKREG
                                            EQU
                                                  I0+5
                                                  I0+6
                             17
                                   SECREG
                                             EQU
340:000 343:376
                                                  10 + 7
                                   DATREG
                                            EQU
                             18
340:000 343:377
                             19
                             20
                                   LIGHT
                                             EQU
                                                  1
340:000 000:001
                             21
                                   HEAD
                                             EQU
                                                  1
340:000 000:001
                            22
                                   DENSITY EQU
                                                  1
340:000 000:001
                            23
                                             EQU
                                                  4
                                   ISTAT
340:000 000:004
                            24
                                   INTRQ
                                             EQU
                                                  4
340:000 000:004
                                             EQU
                                                  4
                             25
                                   TZERO
340:000 000:004
                                             EQU
                                                  4
                             26
                                   LOAD
340:000 000:004
                                             EQU
                                                   6
                             27
                                   ULOAD
340:000 000:006
                                                  10Q
340:000 000:010
                             28
                                   OSTAT
                                             EQU
340:000 000:010
                             29
                                   DSIDE
                                             EQU
                                                  10Q
                                                   11Q
                                             EQU
                             30
                                   NOLITE
340:000 000:011
                                                  11Q
                             31
                                             EQU
                                   DCRINT
340:000 000:011
340:000 000:011
                             32
                                   HCMD
                                             EQU
                                                  110
                             33
34
340:000 000:020
                                   INDEX
                                             EQU
                                                   200
                                   WINDXD
                                             EQU
                                                   22Q
340:000 000:022
                                                   30Q
                             35
                                   SKCMD
                                             EQU
340:000 000:030
                                             EQU
                                                   32Q
340:000 000:032
                             36
                                   RINDXD
                              37
                                             EQU
                                                   35Q
                                   SVCMD
340:000 000:035
                                                   100Q
                              38
                                   WPROT
                                             EQU
340:000 000:100
                                   ACCESS
                                             EQU
                                                   100Q
340:000 000:100
                              39
                              40
                                             EQU
                                                   200Q
340:000 000:200
                                   RSTBIT
                                             EQU
                                                   200Q
340:000 000:200
                             41
                                   READY
                                   RDCMD
                                             EQU
                                                   210Q
340:000 000:210
                             42
                                             EQU
                                                   250Q
340:000 000:250
                             43
                                   WRCMD
                                                   300Q
                                             EQU
 340:000 000:300
                            44
                                    STBITS
 340:000 000:304
340:000 000:320
                             45
                                   RACMD
                                             EQU
                                                   304Q
                                    CLRCMD
                                             EQU
                                                   320Q
                             46
                              47
                              48
                                    *NP
```

```
BOOT
                                          JM P
340:000 303 151 340
                            49
                                 DBOOT
                                           JM P
                                                CIN
                            50
                                  TERMIN
340:003 303
             351
                  340
                                                COUT
                                           JMP
                            51
                                  TRMOUT
340:006
        303
             332
                  340
                                                HOME
                            52
                                  TKZERO
                                           JM P
340:011
         303 132
                  341
                                  TRKSET
                                                SEEK
         303
            213
                  341
                            53
                                           JM P
340:014
         303
                                  SETSEC
                                           JMP
                                                SECSET
                  341
                            54
340:017
             201
                            55
                                  SETDMA
                                           JMP
                                                DMA
340:022
         303
             103
                  341
                                           JM P
                                                READ
340:025
             335
                  341
                            56
                                 DREAD
         303
                                                WRITE
             274
                            57
                                 DWRITE
                                           JMP
340:030
         303
                  341
         303
                  341
                            58
                                  SELDRY
                                           JM P
                                                DRIVE
340:033
             074
         303
                  340
                            59
                                  TPANIC
                                           JMP
                                                CPAN
             370
340:036
                            60
                                                TMSTAT
             003
                                  TSTAT
                                           JMP
         303
                  341
340:041
                            61
                                           JM P
                                                DMSTAT
         303
             064
                  341
                                  DMAST
340:044
                            62
                                  STATUS
                                           JM P
                                                DISKST
         303
             011
                  341
340:047
         303
303
340:052
340:055
                            63
                                  DSKERR
                                           JMP
                                                LERROR
             305
                  340
             263
                  343
                                                DENFIX
                            64
                                  SETDEN
                                           JMP
                                           JM P
                                                SIDEFX
                            65
                                  SETSID
340:060 303
             345
                  343
                            66
                                                660
                                           DS
340:063 000:066
                            67
                            68
                            69
                                  BOOT
340:151
                                                SP, TRACK+1 initialize SP
                  347
                            70
                                           LXI
             372
340:151 061
                                           CALL TIMOUT
                                                          poc/reset timeout
340:154 315
             322
                  343
                            71
340:157 041 001 000
                                           LXI
                                                H,1
                            72
                                                           track 0, sector 1
                            73
                                           PUSH H
340:162 345
                                                L, DCRINT set up the
                                           IVM
340:163 056 011
                            74
                                                           -side select
                            75
                                           PUSH H
340:165 345
340:166 046
                            76
                                           IVM
                                                H,377Q
                                                           -and initial
             377
                                                           -drive
                                           PUSH H
340:170 345
                            77
                                           PUSH H
                                                           -parameters
                            78
         345
340:171
                            79
                                           PUSH H
340:172
         345
340:173 345
                                           PUSH H
                            80
                                                H,10Q
                                                           initialize
             010 000
                            81
                                           LXI
340:174 041
                                           PUSH H
                                                           -tzflag & cdisk
340:177 345
                            82
                                                           initialize
340:200 056 176
                            83
                                           IVM
                                                 L,176Q
                                                           -disk & drvsel
                            84
                                           PUSH H
340:202 345
                                                           initialize
                            85
                                           IVM
                                                 L,10Q
340:203 056 010
                                                           -hdflag & dsflag
                                           PUSH H
340:205 345
                            86
                                                           initialize
                                                 H,30Q
340:206 046 030
                            87
                                           MVI
                                                           -timer constant
                            88
                                           PUSH H
340:210 345
                                                 A,177Q
                                                           start 1791
                                           IVM
340:211 076 177
                            89
                                                 DREG
340:213 062 371
                            90
                                           STA
                  343
                                                 A, CLRCMD 1791 reset
340:216 076 320
                                           IVM
                            91
340:220 062 374 343
                                           STA
                                                 CMDREG
                            92
                             93
                                  LDHEAD
340:223
                                                           load the head
                             94
                                           XRA
                                                 Α
340:223 257
                                           CALL HDCHK
                                                           -and test for
                             95
340:224 315 033
                  343
                             96
                                                 DOOROK
                                                           -drive ready
         322 245
                                           JNC
340:227
                  340
                                                 A, LIGHT
                                                           turn on the
                             97
                                           IVM
340:232 076 001
                                                           -error LED
340:234 062 366
                             98
                                           STA
                                                 DCREG
                  347
                                           CALL TIMOUT
                                                           timeout to
                             99
              322
                  343
340:237 315
                                                           -close drive door
                                           JM P
                                                 LDHEAD
340:242 303 223 340
                             100
                             101
                                  *NP
```

340:245 340:245 076 011 340:247 062 366 347 340:252 315 226 343 340:255 301 340:256 001 000 347 340:261 305 340:262 325 340:263 041 000 000 340:266 345 340:267 000 340:270 305 340:271 006 014	102 DOOROK 103 104 105 106 107 108 109 110 111 112 113 114 115 LDLOOP	MVI A, NOLITE turn off the STA DCREG -error LED CALL MEASUR head load time POP B adjust the stack LXI B,RAM+300H DMA addr PUSH B initialize PUSH D -dmaadr & timer LXI H,O initialize PUSH H -error counts NOP debug instruction PUSH B boot address MVI B,12 number of retrys
340:273 340:273 305 340:274 315 335 341 340:277 301 340:300 320 340:301 005 340:302 302 273 340	116 117 118 119 120 121 122 LERROR	PUSH B save the retry no.  CALL READ read boot sector  POP B restor retry no.  RNC . successful read?  DCR B no! - count down  JNZ LDLOOP -and try again
340:305 340:305 016 011 340:307 021 303 242 340:312 033 340:313 172 340:314 263 340:315 302 312 340 340:320 076 010 340:322 251	123 124 125 LELOOP 126 127 128 129 130	MVI C,11Q LXI D,242:303Q  DCX D MOV A,D ORA E JNZ LELOOP MVI A,10Q blink XRA C -the LED at MOV C,A -top of the
340:323 117 340:324 062 372 343 340:327 303 307 340 340:332 340:332 072 371 343 340:335 346 010 340:337 302 332 340 340:342 171 340:343 057 340:344 062 370 343	132 133 134 135 136 COUT 137 138 139 140 141	STA DCMD -circuit board  JMP LERROR+2  LDA USTAT get UART status ANI OSTAT output ready mask JNZ COUT test buffer empty MOV A,C character data CMA . negative logic bus STA UDATA send data to UART
340:347 057 340:350 311 340:351 072 371 343 340:351 072 371 343 340:354 346 004 340:356 302 351 340 340:361 072 370 343 340:364 057 340:365 346 177 340:367 311	143 144 145 146 CIN 147 148 149 150 151 152	CMA . make positive  RET  LDA USTAT get UART status ANI ISTAT input ready mask JNZ CIN wait for input LDA UDATA get the character CMA . adjust for negative bus ANI 177Q trim to 7 bits RET
340:370 340:370 340:370 340:373 346 340:375 300 340:376 315 351 341:001 271 341:002 311	154 155 CPAN 156 157 158 159 160 161 162 *NP	LDA USTAT get UART status ANI ISTAT input ready mask RNZ . test for data CALL CIN get character CMP C test for panic chtr RET

341:003 341:003 341:006 341:010	346		343	163 164 165 166 167	TMSTAT	LDA ANI RET	USTAT ISTAT	get UART status input ready mask
341:011 341:011 341:014 341:015 341:016	116 043	375	343	168 169 170 171 172	DISKST	LXI MOV INX MOV	H,TRKREG C,M H B,M	most recent -track to C most recent -sector to B
341:017 341:022 341:023	072 057 346		347	173 174 175		LDA CMA ANI RRC	DCREG 1	get current -density in -the msb -position
341:025 341:026 341:027 341:032 341:033	127 072 007 007 007	367	347	176 177 178 179 180 181		MOV LDA RLC RLC RLC ORA	D, A SIDE	save in D put the -most recent -side select -in bit positin -6 and merge
341:035 341:036 341:037 341:042 341:044 341:045	127 072 356 027 027		347	182 183 184 185 186 187		MOV LDA XRI RAL RAL	D, A DSFLAG DSIDE	save in D get the -most recent -double sided -status and place
341:046 341:047 341:050 341:053 341:054 341:055	127 072 027 027	375	347	188 189 190 191 192 193		ADD MOV LDA RAL RAL ORA	D D, A SECLEN	-in bit position -5 and merge get the -sector length -code bits in -positions 2 & 3
341:056 341:057 341:062 341:063	072 202	354	347	194 195 196 197		MOV LDA ADD RET	D, A CDISK D	-and merge get the current -disk no. in bit -positions 0 & 1
341:064 341:065 341:070 341:071 341:072 341:073	052 104 115 341	346	347	198 199 200 201 202 203 204 205 206	DMSTAT	PUSH LHLD MOV MOV POP RET	H DMAADR B,H C,L H	save the HL pair move the -DMA address to -the BC pair recover HL
341:074 341:074 341:075 341:077 341:102	171 346 062		347	207 208 209 210 211 212	DRIVE *NP	MOV ANI STA RET	A,C 3 DISK	drive select -values must be -between zero -and three

341:106 341:107 341:112 341:115 341:116 341:121 341:123 341:124	341:103 041 000 03 341:106 011 341:107 332 124 34 341:112 041 010 04 341:115 011 341:116 322 124 34 341:121 076 020 341:123 311 341:124		341 040	213 214 215 216 217 218 219 220 221 222 223	DMA DMASET	LXI DAD JC LXI DAD JNC MVI RET	H,-RAM B DMASET H,8-ORIGE B DMASET A,20Q H,B	test the -DMA address -for conflict IN -with the I/O -on the DJ/2D -controller store the
341:124 341:125 341:126 341:131	151 042	346	347	224 225 226 227		MOV SHLD RET	L,C DMAADR	-BC pair
341:132 341:135 341:136 341:141 341:142	330 315 365 237	160	341	228 229 230 231 232 233	HOME	RC	HDLOAD HENTRY PSW A TRACK	load the head not ready error move the head save status update the -track
341:143 341:146 341:151 341:152 341:155 341:160	062 257 062 303	375 355	343	234 235 236 237 238 239	HENTRY	STA XRA STA JMP	TRKREG A TZFLAG LEAVE+1	-registers set the not -verified flag unload the head set the force
341:160 341:164 341:167 341:171 341:174 341:176	062 041 076 315 346 300 067	000 011 142 004	343	240 241 242 243 244 245 246 247 248		XRA STA LXI MVI CALL ANI RNZ STC RET	A HDF LAG H,O A,HCMD CENTRY TZERO	-verify flag timeout constant move the head to track O track zero bit error flag
341:200 341:201 341:202 341:203 341:204 341:205 341:207 341:212	257 261 067 310 346 062	037	347	249 250 251 252 253 254 255 256 257 258		XRA ORA STC RZ ANI STA RET	A C	test for -zero value error flag error return trim & clear cry
341:213 341:214 341:214 341:215 341:223 341:223	5 171 5 376 5 077 7 330 0 062	115 ) 2 371		259 260 261 262 263 264 265 266	SEEK	MOV CPI CMC RC STA RET	A,C 77 · TRACK	test for -track -too large

341:224				267	ISSUE			
341:224 0 341:227 3 341:232 0	15 2	226		268 269 270		STA CALL MVI	ECOUNT+1 MEASUR C,1	update count find the index start w/sector 1
341:234 341:235 341:240 341:243 2	)62 )72 !71			271 272 273 274 275	ISLOOP	MOV STA LDA CMP RZ	A,C SECREG SECTOR C	initialize the -sector register test for -target sector
341:244 3 341:245 0 341:247 3 341:252 3 341:255 0 341:256 3	)76 2 515 1 532 ( )14	135 040	342	276 277 278 279 280 281		MVI	A,RDCMD COMAND PLEAVE C ISLOOP	do a fake -read command abort on error increment sector no.
341:261 341:261 341:264 1 341:265 341:270 341:273	10 021 052	377	343	282 283 284 285 286 287 288	COMNDP	STA MOV LXI LHLD RET	CMDREG C,B D,DATREG DMAADR	start the operation initialize block count data register transfer address
341:274 341:274 341:277 341:302	332 (	042		289 290 291 292 293	WRITE WRENTRY	1C	PREP LEAVE	prepare for write abort operation
341:302 0 341:304 3 341:307	076 315	250 261	341	294 295 296	WRLOOP		COMNDP	start a write
341:307 1 341:310 0 341:311 0 341:312 1 341:315 1 341:316 0 341:317 0 341:320 0 341:321 0 341:322 0 341:323 0 341:323 0	043 022 176 043 022 176 043 022 015 043 022 302	302	341	297 298 299 300 301 302 303 304 305 306 307 308 310 311 312 313	*NP	MOV INX STAX MOV INX STAX DCR MOV INX STAX JNZ LXI JMP	A,M H D A,M H D C A,M H D WRLOOP	load 1st byte of data advance pointer write 1st byte of data load 2nd byte of data advance pointer write 2nd byte of data load 3rd byte of data advance pointer write 3rd byte of data reduce block count load 4th byte of data advance pointer write 4th byte of data write next 4 bytes Y return entry addr

341:335				314	READ		•	
341:335 3	15 (	063	342	315	1	CALL	PREP	prepare for read
341:340 3	32	042	342	316		JC	LEAVE	abort operation
341:343 341:343 0	76	210		317 318	RDENTRY	MVI	A, RDCMD	start a read
341:345 3	15	261	341	319			COMNDP	
341:350				320	RDLOOP	LDAX	D	read 1st byte
341:350 0 341:351 1				321 322		MOV		store 1st byte
341:352 0				323		INX	H	advance pointer
341:353 0	32			324		LDAX MOV		read 2nd byte store 2nd byte
341:354 1 341:355 0	07 143			325 326		INX	H H	advance pointer
341:356 O	32			327		LDAX	D	read 3rd byte
341:357 1	67			328 320		VOM	M,A H	store 3rd byte advance pointer
341:360 0 341:361 0	145 115			329 330		DCR	C	reduce block count
341:362 0	32			331		LDAX	D	read 4th byte
341:363 1	67			332		VOM	M,A	store 4th byte
341:364 0 341:365 3	)43	3E()	3/1	333 334		${\tt INX} \\ {\tt JNZ}$	H RDLOOP	advance pointer read next 4 bytes
341:370 0		343		335		LXI		Y return entry addr
				336	C D TO W			
341:373 341:373 3	<b>1</b>			337 338	CBUSY	PUSH	Ħ	save return
341:374 0		374	343	339	•	LXI	H, CSTAT	wait for 1791
341:377 3	315	154		340			BUSY	-to finish command error bit mask
342:002 3 342:004 3			3/12	341 <sup>3</sup>		$egin{array}{c} \mathtt{ANI} \\ \mathtt{JZ} \end{array}$	137Q LEAVE-1	no error
342:007 3	376	020	J42	343		CPI	20Q	premature interrupt
342:011 3	302	040		344		JNZ	PLEAVE	other error type
342:014 C		342	347	345 346		LDA DCR	ECOUNT A	decrement error -count number 1
342:020 3	372	027	342	347		JM	STEST	hard interrupt error
342:023 C	)62	342	347	348		STA	ECOUNT	update count
342:026 3 342:027	311			349 350	STEST	RET	•	do operation over
342:027	072	343	347	351	01201	LDA	ECOUNT+1	decrement error
342:032	275			352		DCR	A	-count number 2
342:033 3 342:036 (				353 354		JP MVI	ISSUE A,20Q	issue a command irrecoverable error!
342:040	<i>3</i>	020		355	PLEAVE		,	
342:040				356		STC	•	error flag
342:041 3 342:042	341			357 358	LEAVE	POP	H	adjust the stack
342:042	365			359	111111	PUSH	PSW	save the status
342:043 (	072			360		LDA	DCREG	control bits
342:046 3 342:050 (				361 362		XRI STA	LOAD DCMD	toggle the -head load bit
342:053				363		LDA	DRVSEL	enable access to
342:056 (	062	371	343	364		STA	DREG	-the data register
342:061 342:062				365 366		POP RET	PSW	recover the status
J42:002 J	ווע			367	*NP	11111		

342:063	368	PREP			
342:063 315 343 342	369		CALL	$\mathtt{HDLOAD}$	load the head
342:066 330	370		RC	•	test for drive ready
342:067 072 375 343	371		LDA	TRKREG	get old track
342:072 074	372		INR	A	test for head
342:073 314 160 341	373		CZ RC	HENTRY	-not calibrated seek error?
342:076 330 342:077 041 375 343	374 375		LXI	H WEKEEG	old track
342:077 041 375 343 342:102 072 371 347	376		LDA	TRACK	new track
342:105 276	377		CMP	M	test for head motion
342:106 043	378	`	INX	H	advance to the
342:107 043	379		INX	H	-data register
342:110 167	380		VOM	M,A	save new track
342:111 171	381 380		MOV STA	A,C DREG	turn off data reg -access control bit
342:112 062 371 343 342:115 312 152 342	382 383		JZ	TVERFY	test for seek
342:119 312 192 342 342:120 257	384	•	XRA	A	force a read
342:121 062 351 347	385		STA	HDFLAG	-header operation
342:124 072 372 343	386		LDA	DSTAT	get the double
342:127 346 010	387		ANI	DSIDE	-sided flag
342:131 062 350 347	388		STA	DSFLAG	save for status
342:134 037	389		RAR	•	shift for -3/6 ms step
342:135 037	390 391		RAR RAR	•	-rate constant
342:136 037 342:137 306 030	392		ADI	SKCMD	do a
342:141 041 000 000	393		LXI	H, O	-seek
342:144 315 142 343	394		CALL	CENTRY	
342:147 332 216 342	395		JC	SERROR	seek error?
	396				
342:152	397	TVERFY	T T) A	TIDETAG	+ the feree
342:152 072 351 347	398 300		LDA ORA	HDFLAG A	get the force -verify hdr flag
342:155 267 342:156 302 271 342	399 400		JNZ	CHKSEC	no seek & head OK
342:161 006 002	401		MVI	B,2	verify retry count
342:163	402	SLOOP		<b>- ,</b> –	· ·
342:163 076 035	403		IVM	A, SVCMD	do a verify
342:165 315 135 343	404			COMAND	-command
342:170 346 231	405		ANI		error bit mask
342:172 127	406		MOV	D, A	save
342:173 312 225 342	407		JZ	RDHDR	no error! denisty control
<b>342:176</b> 072 <b>366 347</b>	408 409		LDA XRI	DCREG DENSITY	flip the density
342:201 356 001 342:203 062 366 347	410		STA	DCREG	update and
342:206 062 372 343	411		STA	DCMD	-change density
342:211 005	412		DCR	В	decrement retry
342:212 302 163 342	413		JNZ	SLOOP	-count & test
342:215 172	414		VOM	A,D	restore error bits
342:216	415	SERROR	ama		onnon flog
342:216 067	416		STC	• DQW	error flag save errors
342:217 365 342:220 315 160 341	417 418			PSW HENTRY	seek to trk 0
342:220 315 160 341 342:223 361	418 419		POP	PSW	recover errors
342:224 311	420		RET	*	
,	421	*NP			

342:225	006	010		422 423	RDHDR	IVM	B,12Q	number of retrys
342:225 342:227 342:227 342:232 342:235	021 041			424 425 426 427	RHLOOP	LXI MVI	D, DATREG H, TRACK+1 A, RACMD	data register data pointer start a read
342:237 342:242	062	374	343	428 429	RHL1	STA LDAX	CMDREG	-header operation get disk data
342:242 342:243 342:244	167			430 431 432		MOV INR	M,A L	store in mem advance pointer
342:245 342:250 342:253	302 041 315	374	343	433 434 435			RHL1 H,CSTAT BUSY	test end of page wait for 1791 -to finish cmd
342:256 342:257 342:262	312	271	342	436 437 438		ORA JZ DCR	A CHKSEC B	test for errors transfer OK? no! - test for
342:263 342:266	302	227 216	342 342	439 440	a Hua Fa	JNZ JMP	RHLOOP SERROR	-hard error recalibrate
342:271 342:271 342:274	117		347	441 442 443	CHKSEC	LDA MOV	SECLEN C,A	get the sector -size and setup
342:275 342:277 342:302	041		342	444 445 446		MVI LXI DAD	B,O H,STABLE B	-the table offset sector table sector size pntr
342:303 342:306 342:307	072 107	370	347	447 448 449		LDA MOV ADD	SECTOR B,A M	get the sector -and save in B compare w/table
342:310 342:312 342:313	076 330			450 451 452		MVI RC MOV	A,20Q A,B	error flag error return initialize 1791
342:314 342:317	062 076	376 040		453 454		STA MVI	SECREG A,40Q	-sector register 128 byte sector
342:321 342:324				455 456 457		SHLD	ECOUNT	initialize -error counts
342:327 342:327 342:330 342:331	107 370		•	458 459 460 461	SZLOOP	DCR MOV RM	C B,A	reduce size count sector size to B return on minus double the count
342:332 342:333 342:334	267		342	462 463 464 465		RAL ORA JMP	A SZLOOP	clear the carry
342:337 342:337 342:340 342:341 342:342	345 345 360			466 467 468 469 470 471	STABLE *NP	DB DB DB DB	345Q 345Q 360Q 367Q	26 sector diskettes 26 sector diskettes 15 sector diskettes 8 sector diskettes
				411	71.7			

342:343 342:343 041 353 347 342:346 116 342:350 136 342:351 161 342:352 043 342:353 173 342:354 271 342:355 176 342:356 066 001 342:360 312 033 343 342:363 043 342:364 345 342:367 102 342:367 102 342:370 031 342:371 031 342:372 072 366 347 342:375 167 342:376 043 342:377 021 375 343 343:002 032 343:003 167 343:004 341	473 4776 4776 4778 4789 4790 4790 4790 4790 4790 4790 4790 479	HDLOAD	LXI MOV INX MOV INX MOV INX MOV INX MOV INX PUSH MOV DAD DAD LDA MOV INX LDAX MOV POP	D,OB,DDDDCREGM,AHD,TRKREGDM,AH	new drv ptr save new drv in C current drv ptr save old drv in E update current drv home cmd flag test for -drive change head load mask update the mask no drive change? addr of drive table save table addr set up the -offset address calculate the -parameter addr save the density status track pointer 1791 trk reg get current track save in the table beginning of table
343:005 011 343:005 011 343:006 011 343:007 176 343:010 062 366 347 343:013 043 343:015 022 343:016 076 177 343:020 343:020 007 343:020 007 343:021 015 343:022 362 020 343 343:025 346 177 343:027 062 352 347 343:032 257	497 498 499 500 500 500 500 500 500 500 500 500 5	DSROT *NP	DAD DAD MOV STA INX MOV STAX MVI RLC DCR JP ANI STA XRA	B B A,M DCREG H A,M D A,177Q C DSROT 177Q DRVSEL A	new drive -table pointer get density status update DCREG get the old -track number -and update 1791 drive select bits  rotate to -select the -proper drive set the run bit save in drv reg force a head load

				E17	HDCHK			
343:033	044	770	717	513 514	прспк	LXI	H, DSTAT	test for
343:033 343:036		212	545	515		ANA	M M	-head loaded
343:037 343:042	062	351	347	516 517		STA PUSH	HDFLAG	save the headloaded status
343:043	072	352	347	518 519		LDA MOV	DRVSEL C,A	get current drive save
343:046 343:047 343:052	072 057	367	347	520 521		LDA CMA	SIDE .	get current side -and merge
343:053 343:054 343:057	062	371 100	343	522 523 524		ANA STA XRI	C DREG ACCESS	-with drive select select drive & side toggle access bit
343:061 343:062 343:065	0.72	366	347	525 526 527		MOV LDA MOV	C,A DCREG B,A	save for PREP routine den & head cntl bits save
343:066 343:071	072		347	528 529		LDA SUI	TŔACK 1	get the new track force single
343:073 343:074	237	001		530 531		SBB DCR	A A	-density -if track = 0
343:075				532		CMA	•	compliment
343:076	260			533		ORA	В	merge w/control bits
343:077				534		MOV POP	M,A PSW	load head & set density head load status
343:100 343:101		117	343	535 536		JNZ	RDYCHK	conditionally
343:104			ノサン	537		PUSH		-wait for head
343:105		344	347	538		$\mathtt{LHLD}$	TIMER	-load time out
343:110				539	TLOOP	D 0 37		
343:110				540		DCX MOV	H	count down -40 ms for
343:111				541 542		ORA	A,H L	-head load
343:112 343:113		110	343	543		JNZ	TLOOP	-time out
343:116		110	ノサノ	544		POP	H	
343:117	<i>_</i>			545	RDYCHK			
343:117				546		VOM	A,M	test for
343:120		200		547		ANI	READY	-drive ready
343:122				548 549	UNLOAD	RNZ		
343:123 343:123	072	366	347	550	ONLOAD	LDA	DCREG	force a
343:126	366	006	<i>7</i> 1 1	551		ORI	ULOAD	-head
343:130	167			552		MOV	M,A	-unload
343:131				553		MVI	A, READY	
343:133				554		STC RET	•	<pre>-not ready -error flag</pre>
343:134	211			555 556		LEI	•	-eiidi IIag
343:135				557	COMAND			
343:135		344	347	558	• • • • • • • • • • • • • • • • • • • •	LHLD	TIMER	get index count
343:140				559		DAD	H	-and multiply
343:141	051			560	- 4	DAD	H	-by four
343:142				561	CÉNTRY	T/ATT ~		core in D E sois
343:142			717	562		XCHG		save in D-E pair issue command
343:143 343:146			343	563 564		LXI MOV	M,A	-to the 1791
343:140				565	NBUSY	110 V	** 9 🗗	10 110 17
343:147				566		MOV	A,M	wait
343:150	037			567		RAR	•	-for the
343:151	322	147	343	568	XII D	JNC	NBUSY	-busy flag
				569	*N P			

343: 223 173 596 MOV A,E error code to A -error flag 343: 224 067 597 STCerror flag 343: 225 311 598 RET  343: 226 343: 226 021 000 000 601 LXI D,O initialize count 343: 231 041 372 343 602 LXI H,DSTAT status port 343: 234 016 020 603 MVI C,INDEX index bit flag 343: 236 176 605 MOV A,M wait for 343: 237 241 606 ANA C -index 343: 240 312 236 343 607 JZ INDXLO -pulse high 343: 243 176 609 MOV A,M wait for 343: 243 176 609 INDXHI 343: 245 302 243 343 611 JNZ INDXHI -pulse low 343: 250 023 613 INDXCT	343:154 343:154 343:155 037 343:156 176 343:157 320 343:160 343:163 343:163 343:166 033 343:166 033 343:167 172 343:170 263 343:171 302 154 343 343:174 136 343:175 345 343:176 043 343:177 126 343:200 072 352 347 343:200 343:205 343:210 356 300 343:212 343 343:210 356 300 343:212 343 343:210 362 371 343 343:211 362 343 343:221 162 343 343:221 162	570 BUSY 571 572 573 574 575 576 PATCH 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595	MOV A,M test for ARRdevice busy restore status return if not busy mov A,M restore status return if not busy jump around patch  JMP PATCH+3 jump around patch  JMP HDLOAD patch for old ATH for old	S
343:237 241 606 ANA C -index 343:240 312 236 343 607 JZ INDXLO -pulse high 343:243 608 INDXHI 343:243 176 609 MOV A,M wait for 343:244 241 610 ANA C -index 343:245 302 243 343 611 JNZ INDXHI -pulse low 343:250 612 INDXCT 343:250 023 613 INX D advance count	343:224 067 343:225 311 343:226 343:226 021 000 000 343:231 041 372 343 343:234 016 020 343:236	596 597 598 599 600 MEASUR 601 602 603 604 INDXLO	MOV A,E error code to A STCerror flag RET  LXI D,O initialize count LXI H,DSTAT status port MVI C,INDEX index bit flag	
3/3.251 3/3 614 XTHL . four dummy	343:237 241 343:240 312 236 343 343:243 343:243 176 343:244 241 343:245 302 243 343	606 607 608 INDXHI 609 610 611 612 INDXCT	ANA C -index JZ INDXLO -pulse high  MOV A,M wait for ANA C -index JNZ INDXHI -pulse low  INX D advance count	

343:270 343:273 343:274 343:276 343:277 343:300 343:301 343:302	346 057 107 041 136 043 1.76 253 365 043	353	347	623 624 625 626 627 628 630 631 632 633 635	DENFIX	MOV ANI CMA MOV LXI MOV MVI INX MOV XRA PUSH INX	H	trim the -excess bits compliment and -save in B new disk ptr get disk no. offset addr current disk ptr move to ACC cmpr old w/new save status disk table
343:313 343:314 343:315 343:316	031 176 366 240 167 361 300 176 062	001 366	347	636 637 638 639 641 642 644 644 645	-	INX DAD DAD MOV ORI ANA MOV POP RNZ MOV STA	H D D A,M 1 B M,A PSW A,M DCREG	-address add the -offset get parameters mask off density set new density update parameters test new=old?  updata CDISK -also
343:321 343:322 343:322		000	000	647 648 649 650	TIMOUT	RET LXI	Н,О	time-out delay
343:325 343:325 343:326 343:327 343:330 343:331 343:335	053 174 265 343 343	325	*	651 652 653 655 655 657 658	TILOOP	DCX MOV ORA XTHL XTHL JNZ RET		decrement count test for delay -count equal zero long NOP -instruction
343:336 343:336 343:347 343:342 343:342 343:343	<ul><li>351</li><li>341</li></ul>	342	343	659 660 661 662 664 665 666	SBEGIN	PUSH LXI PCHL POP RET	H, DSTALL	
343:345 343:346 343:350 343:351 343:352 343:353 343:354 343:357	346 027 027 027 027 062	001 367	347	667 668 669 670 671 672 673 674 675 676	SIDEFX *NP	MOV ANI RAL RAL RAL STA RET	A,C 1 SIDE	get the side bit trim the excess move the bit -to the side -select bit -position save side bit

```
678
                                 PWRJMP
343:360
                                          NOP
343:360 000
                            679
                                                          power-on
343:361
                            680
                                          NOP
                                                          -jump
        000
                                          NOP
                                                          -sequence
                            681
343:362
        000
                                                          -with NOP
                                          NOP
                            682
343:363
        000
                                          NOP
                                                          -padding
                            683
343:364 000
                                          JM P
                                                DBOOT
343:365 303 000 340
                            684
                            685
                                                          I/O locations
343:370 000:010
                                          DS
                                                1 OQ
                            686
                            687
                                          AORG RAM+3:311Q
                            688
347:311
                            689
                                 STACK
                                          DS
                                                31 Q
                            690
347:311 000:031
                            691
                                                          error count cells
                                          DW
347:342 000 000
                            692
                                 ECOUNT
                                                          head load time out
                                          DW
                                                30:0000
                            693
                                 TIMER
347:344 000 030
                            694
                                          DW
                                                RAM+300H dma address
347:346 000 347
                                 DMAADR
                                                10Q
                            695
                                 DSFLAG
                                          DB
347:350 010
                                                          read header flag
                                          DB
                                                0
                            696
                                 HDFLAG
347:351 000
                                                          drive select constant
                                                176Q
                                 DRVSEL
                                          DB
                            697
347:352 176
                                                          new drive
347:353 000
                            698
                                 DISK
                                          DB
                                                0
                                                          current disk
                                 CDISK
                                          DB
                                                1 OQ
                            699
347:354 010
                                                          home cmd indicator
                            700
                                 TZFLAG
                                          DB
                                                0
347:355 000
                                 DOPRAM
                                          - DB
                                                11Q
                                                          drive O parameters
                            701
347:356 011
                                          DB
                                                377Q
                                                          drive O track no
347:357 377
                            702
                                 DOTRK
347:360 011
                                                110
                                                          drive 1 parameters
                            703
                                 D1PRAM
                                          DB
                                                377Q
                                                          drive 1 track no
                                 D1TRK
                                          DB
                            704
347:361
        377
                                                          drive 2 parameters
                                                110
                                 D2PRAM
                                          DB
                            705
347:362 011
                                                          drive 2 track no
                                 D2TRK
                                          DB
                                                377Q
347:363 377
                            706
                                                          drive 3 parameters
347:364 011
                            707
                                 D3PRAM
                                          DB
                                                110
                                                          drive 3 track no
                            708
                                 D3TRK
                                          DB
                                                377Q
347:365 377
                                                          current parameters
                                 DCREG
                                          DB
                                                110
                            709
347:366 011
                                          DB
                                                0
                                                          new side
                            710
                                 SIDE
347:367 000
                                                          new sector
                                                1
                            711
                                 SECTOR
                                          DB
347:370 001
                                                          new track
                            712
                                 TRACK
                                          DB
                                                0
347:371 000
                                                0
                                                          disk
                                          DB
347:372 000
                            713
                                 TRKNO
                                                0
                                                          -sector
                            714
                                 SIDENO
                                          DB
347:373 000
347:374 000
                                          DB
                                                0
                                                          -header
                            715
                                 SECTNO
                            716
                                  SECLEN
                                          DB
                                                0
                                                          -data
347:375
        000
                                                          -buffer
                                 CRCLO
                                          DB
                                                0
347:376 000
                            717
                                                0
                                 CRCHI
                                          DB
                            718
347:377 000
```

```
AORG OEOOOH
E000
                              2
                              3456
                                              EQU
                                                    340:000Q
                                    ORIGIN
         E000
E000
                                              EQU
                                                    ORIGIN+3:336Q
                                    BEGINS
E000
         E3DE
                                              EQU
                                                    ORIGIN+4:000Q
         E400
                                    RAM
E000
                              7
                                              EQU
                                                    ORIGIN+3:370Q
         E3F8
                                    IO
E000
                              8
         E3F8
                                    UDATA
                                              EQU
                                                    IO
E000
                              9
                                    DREG
                                              EQU
                                                    I0+1
         E3F9
E000
                              10
                                              EQU
                                                    IO+1
                                    USTAT
         E3F9
E000
                                              EQU
                                                    10 + 2
         E3FA
                              11
                                    DCMD
E000
                                              EQU
                                                    I0 + 2
                              12
                                    DSTAT
E000
         E3FA
                                              EQU
                              13
                                    CSTALL
                                                    10 + 3
E000
         E3FB
                                              EQU
                                                    I0+4
E000
         E3FC
                              14
                                    CMDREG
                              15
16
                                                    10+4
         E3FC
                                    CSTAT
                                              EQU
E000
         E3FD
                                    TRKREG
                                              EQU
                                                    IO+5
E000
                                    SECREG
                                              EQU
                                                    I0+6
         E3FE
                              17
E000
                                    DATREG
                                              EQU
                                                    10 + 7
                              18
         E3FF
E000
                              19
                              20
                                    LIGHT
                                              EQU
                                                    1
E000
         0001
                                              EQU
                                    HEAD
                                                    1
E000
         0001
                              21
                                             EQU
                                                    1
E000
         0001
                              22
                                    DENSITY
         0004
                              23
                                    ISTAT
                                              EQU
                                                    4
E000
                              24
                                    INTRQ
                                              EQU
                                                    4
         0004
E000
                              25
                                    TZERO
                                              EQU
                                                    4
E000
         0004
                              26
                                    LOAD
                                              EQU
                                                    4
E000
         0004
                                                    6
                                              EQU
                              27
                                    ULOAD
E000
          0006
                                              EQU
E000
         0008
                              28
                                    OSTAT
                                                    10Q
          8000
                              29
                                    DSIDE
                                              EQU
                                                    10Q
E000
                              30
                                    NOLITE
                                              EQU
                                                    11Q
          0009
E000
                              31
                                    DCRINT
                                              EQU
                                                    11Q
          0009
E000
                              32
                                    HCMD
                                              EQU
                                                    110
          0009
E000
                              33
                                              EQU
                                    INDEX
                                                    20Q
E000
          0010
                                              EQU
                                                    220
                              34
                                    WINDXD
E000
          0012
                              35
                                              EQU
                                                    30Q
          0018
                                    SKCMD
E000
                              36
                                    RINDXD
                                              EQU
                                                    32Q
E000
          001A
                              37
                                    SVCMD
                                              EQU
                                                    35Q
          001D
E000
                              38
                                              EQU
                                    WPROT
                                                    100Q
          0040
E000
                                              EQU
                                                    1000
                              39
                                    ACCESS
          0040
E000
                                              EQU
                                                    200Q
                                    RSTBIT
          0080
                              40
E000
                                    READY
                                              EQU
                                                    2000
E000
          0080
                              41
                                    RDCMD
                                              EQU
E000
          0088
                              42
                                                    2100
          8A00
                              43
                                    WRCMD
                                              EQU
                                                    250Q
E000
                                     STBITS
                                              EQU
                                                    300Q
          0000
                              44
E000
          00C4
                               45
                                     RACMD
                                              EQU
                                                    304Q
E000
                               46
                                     CLRCMD
                                              EQU
                                                    320Q
          OODO
E000
                               47
```

48

\*NP

```
49
                                   DBOOT
                                            JM P
                                                  BOOT
         C3 69 E0
E000
         C3 E9 E0
                             50
                                   TERMIN
                                            JMP
                                                  CIN
E003
                             51
                                            JM P
                                                  COUT
         C3 DA EO
                                   TRMOUT
E006
         C3 5A E1
                             52
                                            JM P
                                                  HOME
                                   TKZERO
E009
                             53
                                            JM P
                                                  SEEK
EOOC
         C3 8B E1
                                   TRKSET
         C3 81 E1
C3 43 E1
                                   SETSEC
                                            JM P
                                                  SECSET
                             54
EOOF
                             55
                                   SETDMA
E012
                                            JMP
                                                  DMA
         C3 DD E1
                             56
                                   DREAD
                                            JM P
                                                  READ
E015
         C3 BC E1
                                   DWRITE
                                                  WRITE
E018
                             57
                                            JM P
         C3 3C E1
C3 F8 E0
C3 O3 E1
                             58
                                   SELDR V
                                                  DRIVE
                                            JMP
EO1B
                                   TPANIC
                             59
                                            JMP
                                                  CPAN
EO1E
                                                  TMSTAT
                             60
                                   TSTAT
                                            JM P
E021
         C3 34 E1
                                            JM P
                                                  DMSTAT
E024
                             61
                                   DMAST
         C3 O9 E1
                             62
                                   STATUS
                                            JMP
                                                  DISKST
E027
         C3 C5 E0
C3 B3 E3
                             63
                                   DSKERR
                                            JM P
                                                  LERROR
EO2A
                             64
                                   SETDEN
                                            JMP
                                                  DENFIX
EO2D
                                                  SIDEFX
         C3 E5 E3
                             65
                                   SETSID
                                            JM P
E030
                             66
                                            DS
                                                  66Q
         0036
                             67
E033
                             68
                             69
                                   BOOT
E069
                                                  SP, TRACK+1 initialize SP
                             70
                                            LXI
E069
         31 FA E7
                                            CALL TIMOUT
                                                             poc/reset timeout
                             71
E06C
         CD D2 E3
                             72
         21 01 00
                                            LXI
                                                  H,1
EO6F
                                                             track O, sector 1
                             73
                                            PUSH H
E072
         E5
                             74
                                            IVM
                                                  L, DCRINT set up the
         2E 09
E073
         E5
26 FF
                             75
76
                                                             -side select
                                            PUSH H
E075
                                                             -and initial
E076
                                                  H,377Q
                                            IVM
                                                             -drive
         E5
                             77
                                            PUSH H
E078
                                            PUSH H
                             78
                                                             -parameters
         E5
E079
                                            PUSH H
         E5
                             79
EO7A
EO7B
         E5
                             80
                                            PUSH H
         21 08 00
                             81
                                            LXI
                                                  H.10Q
                                                             initialize
EO7C
                                                             -tzflag & cdisk
                             82
                                            PUSH H
EO7F
         E5
                                                  L,176Q
                                                             initialize
         2E 7E
                             83
                                            IVM
E080
                                                             -disk & drvsel
                             84
                                            PUSH H
E082
         E5
         2E 08
                             85
                                                             initialize
E083
                                            IVM
                                                  L,10Q
                             86
                                             PUSH H
                                                             -hdflag & dsflag
E085
         E5
                                                             initialize
         26 18
                             87
                                                  H,30Q
                                            IVM
E086
                                                             -timer constant
E088
         E5
                             88
                                             PUSH H
         3E 7F
                             89
                                            IVM
                                                  A,177Q
                                                             start 1791
E089
                             90
         32 F9 E3
                                             STA
                                                  DREG
EO8B
                                                  A, CLRCMD 1791 reset
E08E
         3E DO
                             91
                                            IVM
E090
         32 FC E3
                             92
                                             STA
                                                  CMDREG
                             93
                                   LDHEAD
E093
                                                             load the head
                             94
                                             XRA
E093
         ΑF
                                                  Α
                             95
                                                             -and test for
         CD 1B E3
                                             CALL HDCHK
E094
                             96
                                             JNC
                                                  DOOROK
                                                             -drive ready
E097
         D2 A5 EO
                                                  A, LIGHT
                              97
                                                             turn on the
EO9A
          3E 01
                                             IVM
EO9C
          32 F6 E7
                             98
                                             STA
                                                  DCREG
                                                             -error LED
                             99
                                             CALL TIMOUT
                                                             timeout to
         CD D2 E3
EO9F
                                                             -close drive door
EOA2
         C3 93 EO
                              100
                                             JM P
                                                  LDHEAD
                              101
                                   *NP
```

EOA5 EOA7 EOAA EOAE EOB1 EOB2 EOB3 EOB6 EOB7 EOB8	C1 O1 OO C5 D5	E3 E7 00	102 103 104 105 106 107 108 109 110 111 112	DOOROK	STA CALL POP LXI PUSH PUSH	DCREG MEASUR B B, RAM+300 B D H, O H	turn off the -error LED head load time adjust the stack H DMA addr initialize -dmaadr & timer initialize -error counts debug instruction boot address number of retrys	
EOBB EOBC EOBF EOCO EOC1 EOC2 EOC5 EOC5	C5 CD DD C1 DO O5 C2 BE OE O9	в ЕО	115 116 117 118 119 120 121 122 123	LERROR	PUSH CALL POP RNC DCR JNZ MVI LXI	B READ B B LDLOOP C,11Q D,242:303	save the retry no. read boot sector restor retry no. successful read? no! - count down -and try again	
EOC A EOC A EOC B EOC C EOC D EOD O EOD 2 EOD 3 EOD 4 EOD 7	1B 7A B3 C2 CA 3E OS A9 4F 32 FA	A EO 3 A E3	125 126 127 128 129 130 131 132 133 134	LELOOP	DCX MOV ORA JNZ MVI XRA MOV STA JMP	D A,D E LELOOP A,10Q C C,A DCMD LERROR+2	blink -the LED at -top of the -circuit board	
EODA EODD EODF EOE2 EOE3 EOE4 EOE7 EOE8	3A F9 E6 08 C2 D4 79 2F 32 F8 2F C9	B A EO	136 137 138 139 140 141 142 143 144	COUT	LDA ANI JNZ MOV CMA STA CMA RET	USTAT OSTAT COUT A,C . UDATA	get UART status output ready mask test buffer empty character data negative logic bus send data to UART make positive	
EOE9 EOEC EOEE EOF1 EOF4 EOF5 EOF7	3A F E6 O C2 E 3A F 2F E6 7	4 9 E0 8 E3	146 147 148 149 150 151 152	CIN	LDA ANI JNZ LDA CMA ANI RET	USTAT ISTAT CIN UDATA 177Q	get UART status input ready mask wait for input get the character adjust for negative trim to 7 bits	bus
EOF8 EOFB EOFD EOFE E101 E102	E6 0	P9 E3 04 P9 E0	155 156 157 158 159 160 161	C PAN	LDA ANI RNZ CALI CMP RET	USTAT ISTAT CIN C	get UART status input ready mask test for data get character test for panic chtr	

E103 E103 E106 E108	3A F9 E6 O4 C9	E3	163 164 165 166 167	TMSTAT	LDA ANI RET	USTAT ISTAT	get UART status input ready mask
E109 E109 E100 E10E E10F E112 E113 E115	4E 23 46 3A F6 2F E6 O1 OF 57		168 169 170 171 172 173 174 175 176	DISKST	LXI MOV INX MOV LDA CMA ANI RRC MOV	H, TRKREG C,M H B,M DCREG 1 D, A SIDE	most recent -track to C most recent -sector to B get current -density in -the msb -position save in D put the
E117 E11A E11B E11C E11D E11E E122 E124 E125 E126	3A F7 07 07 07 B2 57 3A E8 EE 08 17 17 82		178 179 180 181 182 183 184 185 186 187		LDA RLC RLC ORA MOV LDA XRI RAL ADD	D D, A DSFLAG DSIDE	-most recent -side select -in bit positin -6 and merge save in D get the -most recent -double sided -status and place -in bit position
E127 E128 E128 E12C E12D E12E E12F E132 E133	57 3A FD 17 17 B2 57	E7	189 190 191 192 193 194 195 196 197		MOV LDA RAL RAL ORA MOV LDA ADD RET	D, A SECLEN  D D, A CDISK D	-5 and merge get the -sector length -code bits in -positions 2 & 3 -and merge get the current -disk no. in bit -positions 0 & 1
E134 E134 E135 E138 E139 E13A E13B	E5 2A ·E6 44 4D E1 C9	E7	199 200 201 202 203 204 205 206	DMSTAT	PUSH LHLD MOV MOV POP RET	DMAADR B,H	save the HL pair move the -DMA address to -the BC pair recover HL
E13C E13C E13D E13F E142	79 E6 03 32 EE C9		207 208 209 210 211 212	DRIVE *NP	MOV ANI STA RET	A,C 3 DISK	drive select -values must be -between zero -and three

E143 E146 E147 E14A E14D E14E E153 E154 E154	21 00 1C 09 DA 54 E1 21 08 20 09 D2 54 E1 3E 10 C9	213 214 215 216 217 218 219 220 221 222 223	DMA  DMASET	LXI DAD JC LXI DAD JNC MVI RET	H,-RAM B DMASET H,8-ORIGI B DMASET A,20Q H,B	-with the I/O -on the DJ/2D -controller store the
E155 E156 E159	69 22 E6 E7 C9	224 225 226 227		MOV SHLD RET	L,C DMAADR	-BC pair
E15A E15D E15E E161 E162 E166 E166 E16A E16D	CD E3 E2 D8 CD 70 E1 F5 9F 32 F9 E7 32 FD E3 AF 32 ED E7 C3 23 E2	228 229 230 231 232 233 234 235 236 237 238	HOME	RC	HDLOAD  HENTRY PSW A TRACK TRKREG A TZFLAG LEAVE+1	load the head not ready error move the head save status update the -track -registers set the not -verified flag unload the head
E170 E170 E171 E174 E177 E179 E17C E17E E17F E180	AF 32 E9 E7 21 OO OO 3E O9 CD 62 E3 E6 O4 CO 37	239 240 241 242 243 244 245 246 247 248 249	HENTRY	XRA STA LXI MVI CALL ANI RNZ STC RET	A HDFLAG H,O A,HCMD CENTRY TZERO	set the force -verify flag timeout constant move the head to track 0 track zero bit error flag
E181 E182 E183 E184 E185 E187 E18A	AF B1 37 C8 E6 1F 32 F8 E7 C9	250 251 252 253 254 255 256 257 258	SECSET	XRA ORA STC RZ ANI STA RET	A C : 37Q SECTOR	test for -zero value error flag error return trim & clear cry
E18B E18C E18E E18F E190 E193	79 FE 4D 3F D8 32 F9 E7 C9	259 260 261 262 263 264 265 266	seek *np	MOV CPI CMC RC STA RET	A,C 77 • TRACK	test for -track -too large

E194				267	ISSUE			
E194		E3		268 269		STA	ECOUNT+1 MEASUR	update count find the index
E197 E19A	OE	96 01	EЭ	270		MVI	C,1	start w/sector 1
E19C	70			271 272	ISLOOP	MOV	A,C	initialize the
E19C E19D	79 32	FE	E3	273		STA	SECREG	-sector register
E1 AO	3A	F8		274		LDA CMP	SECTOR C	test for -target sector
E1A3 E1A4	B9 C8			275 276		RZ		
E1A5	3E	88	7377	277		MVI	A, RDCMD COMAND	do a fake -read command
E1A7 E1AA	DA	5D 20	E2	278 279		JC	PLEAVE	abort on error
E1AD	OC			280		INR JMP	C ISLOOP	increment sector no.
E1AE	03	9C	Еï	281 282		OMI	10001	
E1B1	70	ъл	T3 72	283	COMNDP	STA	CMDREG	start the operation
E1B1 E1B4	32 48	FC	EЭ	284 285		MOV	C,B	initialize block count
E1B5	11		E3	286		LHID	D, DATREG DMAADR	data register transfer address
E1B8 E1BB	2A C9	<b>E</b> 6	ΕΊ	287 288		RET	חוואאטת	transfer address
				289	T.C. T.M.T.			
E1BC E1BC	CD	33	E2	290 291	WRITE	CALL	PREP	prepare for write
E1BF			E2	292	TANDAMIN TO	JC	LEAVE	abort operation
E1C2 E1C2	3 F.	8A		293 294	WRENTRY	MVI	A, WRCMD	start a write
E1C4		B1		295			CÓMNDP	
E1C7 E1C7	7E			296 297	WRLOOP	MOV	A,M	load 1st byte of data
E1C8	23			298		INX	H	advance pointer
E1C9 E1CA	12 7E			299 300		STAX MOV		write 1st byte of data load 2nd byte of data
E1CB	23			301		INX	H	advance pointer
E1CC E1CD	12 7E			302 303		STAX MOV	D A,M	write 2nd byte of data load 3rd byte of data
E1CE	23			304		INX	H	advance pointer
E1CF E1DO	12 0D			305 306		STAX DCR	C D	write 3rd byte of data reduce block count
E1D1	7E			307		VOM	A , M	load 4th byte of data
E1D2 E1D3	23 12			308 309		INX STAX	H D	advance pointer write 4th byte of data
E1D4	C2	C7	E1	310		JNZ	WRLOOP	write next 4 bytes
E1D7 E1DA			E1 E1	311 312		LXI JMP	H, WRENTR CBUSY	Y return entry addr
TIDE	<b>U</b> )	11	. 11	313	*NP	<b></b>	<del>.</del>	

E1DD				_314	1	READ			
E1DD E1EO		33 22		31 <u>5</u> 316	5		CALL JC	PREP LEAVE	prepare for read abort operation
E1E3 E1E3 E1E5	3E CD		<b>E</b> 1	31° 318 319	3	RDENTRY	MVI CALL	A,RDCMD COMNDP	start a read
E1E8 E1E9 E1EB E1ECD E1EFO E1FF1 E1FF1 E1F58	1A 77 23 1A 77 23 1A 77 23 0D 1A 77 23	E8		320 321 321 321 321 321 321 321 331 333 333	01234567890123	RDLOOP	LDAX MOV INX LDAX MOV INX LDAX MOV INX DCR LDAX MOV INX JDAX MOV INX LDAX	D M,A H D M,A H D M,A H C D M,A H RDLOOP	read 1st byte store 1st byte advance pointer read 2nd byte store 2nd byte advance pointer read 3rd byte store 3rd byte advance pointer reduce block count read 4th byte store 4th byte advance pointer read next 4 bytes Y return entry addr
E1FB E1FC E1FF E2O4 E2O7 E2OF E2OF E210 E217 E217 E218 E21E E21E E220	E 2 C E C E C E C E C E C E C E C E C E	6C 5F 21 10 20 20 E2 E2 E3 E3 1C	E2 E2 E7 E2 E7 E7	33 33 33 34 34 34 34 35 35 35 35 35 35 35 35 35 35 35 35 35	7890123456789012345	CBUSY STEST	ANI JZ CPI JNZ LDA DCR JM STA RET LDA DCR JP MVI	H, CSTAT BUSY 137Q LEAVE-1 20Q PLEAVE ECOUNT A STEST ECOUNT	save return wait for 1791 -to finish command error bit mask no error premature interrupt other error type decrement error -count number 1 hard interrupt error update count do operation over  decrement error -count number 2 issue a command irrecoverable error!
E220 E221 E222 E222 E223 E226 E228 E228 E228 E221 E231 E232	EE 32 3A	F6 04 FA EA	5 E7 1 A E3 A E7 9 E3	35 35 36 36 36 36 36 36 36	56 57 58 59	LEAVE	STC POP PUSH LDA XRI STA LDA STA POP RET	H PSW DCREG LOAD DCMD DRVSEL DREG PSW	error flag adjust the stack  save the status control bits toggle the -head load bit enable access to -the data register recover the status

EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE	CD E3 E2 D8 3A FD E3 3C CC 70 E1 D8 21 FD E3 3A F9 E7 BE 23 23 77 79 32 F9 E3 CA FA E3 CA FA E3 E6 O8 32 E9 E7 1F 1F 1F 1F 1F 1C6 18 21 OO OO CD 8E E2  3A E9 E7 B7	33333333333333333333333333333333333333	PREP	RC LDA INR CZ RC LXI LDA PINX MOV STA ANI STA RARRAR RARRAR ADI LXI	HDLOAD  TRKREG A HENTRY  H, TRKREG TRACK M H M, A A, C DREG TVERFY A HDFLAG DSTAT DSIDE DSFLAG  SKCMD H, O CENTRY SERROR  HDFLAG A	load the head test for drive ready get old track test for head -not calibrated seek error? old track new track test for head motion advance to the -data register save new track turn off data reg -access control bit test for seek force a read -header operation get the double -sided flag save for status shift for -3/6 ms step -rate constant do a -seek -operation seek error?  get the force -verify hdr flag
E26D E26E E271 E273	C2 B9 E2 O6 O2	400 401 402	SLOOP	JNZ MVI	CHKSEC B,2	no seek & head OK verify retry count
E273 E275 E278 E278 E278 E27E E281 E286 E288 E288 E28E E28E E28F E290 E293 E294	3E 1D CD 5D E3 E6 99 57 CA 95 E2 3A F6 E7 EE 01 32 F6 E7 32 FA E3 05 C2 73 E2 7A 37 F5 CD 70 E1 F1 C9	403 405 406 407 408 409 411 412 415 417 419 420 421		CALL ANI MOV JZ LDA XRI STA DCR JNZ MOV STC PUSH	D, A RDHDR DCREG DENSITY DCREG DCMD B SLOOP A, D	do a verify -command error bit mask save no error! denisty control flip the density update and -change density decrement retry -count & test restore error bits  error flag save errors seek to trk O recover errors

								•
				422	RDHDR			
06	OA			423		IVM	B,12Q	number of retrys
				424	RHLOOP			
11	${ m FF}$	E3		425				data register
				426		LXI		data pointer
						IVM	A, RACMD	start a read
		E3				STA	CMDREG	-header operation
_		-2			RHL1			
1 Δ						LDAX	D	get disk data
								store in mem
26								advance pointer
	۸.2	TE 2						test end of page
				422 131				wait for 1791
								-to finish cmd
	00	ĿЭ		427 436				test for errors
	DΩ	TP O						transfer OK?
	ъЭ	E2						no! - test for
05	017	T10						-hard error
								recalibrate
03	SE	E2			amzana	JM P	NONNEG	1 ecaribia de
					CHKPEC	TTA	CECTEN	ant the genter
	₽D	E.1						get the sector
								-size and setup
								-the table offset
	$\mathrm{DF}$	E2						
								sector size pntr
	F8	E7						get the sector
								-and save in B
								compare w/table
	10						A,20Q	error flag
							•	error return
78				452				initialize 1791
32	${ t FE}$	E3		453				-sector register
3E	20			454				128 byte sector
21	05	05		455				
22	E2	<b>E</b> 7		456		$\mathtt{SHLD}$	ECOUNT	-error counts
				457				
					SZLOOP			
OD						DCR	C	reduce size count
				460			B,A	sector size to B
					٠,		•	return on minus
							•	double the count
							Α	clear the carry
		E2						
0)	וע	202				0111	2000	
					STABLE			
TO C					התעדה	שת	3450	26 sector diskettes
								26 sector diskettes
								15 sector diskettes
								8 sector diskettes
F/					ANT TO	מע	שוטכ	O SECTOI GISTE LIES
				477	*NP			
	11233 172C2CBCOCC 340203483D73322 04F1BC EEFO	21 FA C4C 172C21CBC0CC 21 FC APPE AFFC B9 97E AFFC B	11 FF E3 21 FA E7 3E C4 32 FC E3  1A 77 2C A2 E2 21 FC E3  E7 CA B9 E2 CD B7 CA B9 E2 CC3 AFD E7 CAFC DF E2 CC3 AFD E7 CC3 AFD E7 CC3 DF E2 CC3 AFD E7 CC4 CC4 CC4 CC5 CC5 CC5 CC6 CC7 CC7 CC7 CC7 CC7 CC7 CC7 CC7 CC7	11 FF E3 21 FA E7 3E C4 32 FC E3  1A 77 2C C2 A2 E2 21 FC E3 CD 6C E3 B7 CA B9 E2 C3 8E E2  3A FD E7 4F 06 00 21 DF E2 09 3A F8 E7 47 86 3E 10 D8 78 32 FE E3 3E 20 21 22 E2 E5 F0  C3 D7 E2  E5 F0	06 OA 423 11 FF E3 425 21 FA E7 426 3E C4 427 32 FC E3 428 1A 430 77 431 2C 42 E2 433 21 FC E3 434 CD 6C E3 435 B7 436 CA B9 E2 437 O5 97 E2 439 C3 BE E2 440 3A FD E7 442 4F 06 00 441 3A FD E7 442 4F 06 00 444 21 DF E2 445 O6 00 444 21 DF E2 445 O9 3A F8 E7 447 47 886 3E 10 450 D8 451 78 452 32 FE E3 453 3E 20 455 3E 20 456 E5 E7 468 F0 468 F0 468	06 OA	06       OA       423       MVI         424       RHLOOP       LXI         21       FA       E7       426         3E       C4       427       MVI         3E       C4       427       STA         429       RHL1       LDAX         77       431       MOV         77       431       MOV         77       431       MOV         77       431       MOV         78       432       INR         80       E2       433       JNZ         10       60       E3       435       CALL         10       60       E3       435       CALL         10       60       CA       436       ORA         10       436       ORA       JNZ         10       438       DCR       JNZ         10       436       ORA       JNZ         10       441       CHKSEC       LDA         442       443       MOV       MOV         445       A44       MOV       MVI         11       D45       A44       A44       A44         12	06 OA

E2E3       21 EB E7       473       LXI H, DISK new drv ptr         E2E6       4E       474       MOV C, M save new drv in C         E2E7       23       475       INX H current drv ptr         E2E8       5E       476       MOV E, M save old drv in E         E2E9       71       477       MOV M, C update current drv         E2EA       23       478       INX H home cmd flag         E2EB       7B       479       MOV A, E       test for         E2EC       B9       480       CMP C -drive change         E2ED       7E       481       MOV A, M head load mask         E2EE       36 O1       482       MVI M, HEAD update the mask	E2E3		4	472	HDLOAD			
E2E6       4E       474       MOV C,M       save new drv in C         E2E7       23       475       INX H       current drv ptr         E2E8       5E       476       MOV E,M       save old drv in E         E2E9       71       477       MOV M,C       update current drv         E2EA       23       478       INX H       home cmd flag         E2EB       7B       479       MOV A,E       test for         E2EC       B9       480       CMP C       -drive change         E2ED       7E       481       MOV A,M       head load mask         E2EE       36       01       482       MVI M,HEAD       update the mask	E2E3	21 EB E	c7 4	473			H, DISK	
E2E7       23       475       INX H       current drv ptr         E2E8       5E       476       MOV E,M       save old drv in E         E2E9       71       477       MOV M,C       update current drv         E2EA       23       478       INX H       home cmd flag         E2EB       7B       479       MOV A,E       test for         E2EC       B9       480       CMP C       -drive change         E2ED       7E       481       MOV A,M       head load mask         E2EE       36       01       482       MVI M,HEAD       update the mask			4	474				
E2E8 5E 476 MOV E,M save old drv in E E2E9 71 477 MOV M,C update current drv E2EA 23 478 INX H home cmd flag E2EB 7B 479 MOV A,E test for E2EC B9 480 CMP C —drive change E2ED 7E 481 MOV A,M head load mask E2EE 36 01 482 MVI M,HEAD update the mask			4	475		INX	H	
E2E9       71       477       MOV M,C       update current drv         E2EA       23       478       INX H       home cmd flag         E2EB       7B       479       MOV A,E       test for         E2EC       B9       480       CMP C       -drive change         E2ED       7E       481       MOV A,M       head load mask         E2EE       36 O1       482       MVI M,HEAD       update the mask						VOM	E.M	save old drv in E
E2EA 23 478 INX H home cmd flag E2EB 7B 479 MOV A,E test for E2EC B9 480 CMP C —drive change E2ED 7E 481 MOV A,M head load mask E2EE 36 01 482 MVI M,HEAD update the mask								
E2EB 7B 479 MOV A,E test for E2EC B9 480 CMP C —drive change E2ED 7E 481 MOV A,M head load mask E2EE 36 01 482 MVI M,HEAD update the mask								
E2EC B9 480 CMP C —drive change E2ED 7E 481 MOV A,M head load mask E2EE 36 01 482 MVI M,HEAD update the mask								
E2ED 7E 481 MOV A,M head load mask E2EE 36 01 482 MVI M,HEAD update the mask								
E2EE 36 01 482 MVI M, HEAD update the mask								
		36 O1						
E2FO CA 1B E3 483 JZ HDCHK no drive change?								no drive change?
								addr of drive table
E2F4 E5 485 PUSH H save table addr								
E2F5 16 00 486 MVI D,O set up the		16 OO						
E2F7 42 487 MOV B,D -offset address	正とよう							
E2F8 19 488 DAD D calculate the								
E2F9 19 489 DAD D -parameter addr								
E2FA 3A F6 E7 490 LDA DCREG save the								
E2FD 77 491 MOV M, A density status								
E2FE 23 492 INX H track pointer								
E2FF 11 FD E3 493 LXI D, TRKREG 1791 trk reg		- 11 FD F						
E302 1A 494 LDAX D get current track								get current track
E303 77 495 MOV M, A save in the table								save in the table
E304 E1 496 POP H beginning of table								
E305 09 497 DAD B new drive								
E306 09 498 DAD B -table pointer								
E307 7E . 499 MOV A,M get density status								
E308 32 F6 E7 500 STA DCREG update DCREG								
E30B 23 501 INX H get the old								
E30C 7E 502 MOV A,M -track number								
E30D 12 503 STAX D -and update 1791								
E30E 3E 7F 504 MVI A,177Q drive select bits								_
E310 505 DSROT		וו על			DSBOT	1111	119 1 1 1 4	
E310 07 506 RLC . rotate to		07			DONOI	RLC	_	rotate to
E311 OD 507 DCR C -select the								
E312 F2 10 E3 508 JP DSROT -proper drive								
E315 E6 7F 509 ANI 177Q set the run bit								
E317 32 EA E7 510 STA DRVSEL save in drv reg								
E31A AF 511 XRA A force a head load								
512 *NP	אועם	V.			*NP			

E33C 3D 531	density
E362 561 CENTRY  E362 EB 562 XCHG save in D-E pair  E363 21 FC E3 563 LXI H, CSTAT issue command  E366 77 564 MOV M, A -to the 1791  E367 565 NBUSY	c
E367 7E 566 MOV A,M wait E368 1F 567 RAR -for the E369 D2 67 E3 568 JNC NBUSY -busy flag 569 *NP	

E36C E36C	7E	570 571 572	BUSY	MOV RAR	A,M	test for -device busy
E36D E36E E36F	1F 7E DO	573 . 574		MOV RNC	Å,M	restore status return if not busy
E370 E373	C3 76 E3	575 576	PATCH	JMP	PATCH+3	jump around patch
E3778 E3778 E3778 E3770 E33770 E337883 E33888 E33888 E33888 E33991 E3394	C3 E3 E2 1B 7A B3 C2 6C E3 5E E5 23 56 3A EA E7 EE 80 32 F9 E3 EE CO E3 32 F9 E3 36 DO E3 72 E1 7B 37	577890123456789012345678901234567890123456789012345678901234567	577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 595	JMP DCX MOV ORA JNZ MOV PUSH INX MOV LDA XRI XTHL STA XTHL XTHL MOV POP MOV STC	H D, M DRVSEL RSTBIT DREG STBITS DREG	patch for old ATE test for -two disk -revolutions 47 machine cycles get error code save cmd address track register save present track control bits reset the 1791 -controller to -clear the -command busy -fault condition force interrupt restore the -the track reg restore the stack error code to A -error flag
E395	C9	598 599	MEASUR	RET		
E396 E396 E390	11 00 00 21 FA E3 OE 10	600 601 602 603		TXI TXI	D,O H,DSTAT C,INDEX	initialize count status port index bit flag
E39E E39E E39F E3AO	7E A1 CA 9E E3	604 605 606 607	INDXLO	MOV ANA JZ	A,M C INDXLO	wait for -index -pulse high
E3A3 E3A3 E3A4 E3A5	7E A1 C2 A3 E3	608 609 610 611	INDXHI	MOV ANA JNZ	A,M C INDXHI	wait for -index -pulse low
E3A8 E3A9 E3AA E3AA E3AC E3AC E3AE E3AE E3AE E3AE	13 E3 E3 E3 7E A1 CA A8 E3	612 613 614 615 617 618 619 620 621 622	INDXCT *NP	INX XTHL XTHL XTHL XTHL XTHL MOV ANA JZ RET	•	advance count four dummy -instructions -to lengthen -the delay wait for -the index -to go high 98 machine cycles

777.7		627	DENFIX			
E3B3	=0	623	DEMLIY	MOV	۸ ۵	trim the
E3B3	79	624		VOM	A,C	-excess bits
E3B4	E6 01	625		ANI CMA	1	compliment and
E3B6	2F	626		MOV	B,A	-save in B
E3B7	47	627 628		LXI	H, DISK	new disk ptr
E3B8	21 EB E7	629		MOV	E, M	get disk no.
E3BB	5E 16 00	630		MVI	D,O	offset addr
E3BC	23	631		INX	H H	current disk ptr
E3BE E3BF	7E	632		MOV	A,M	move to ACC
E3CO	AB	633		XRA	E	cmpr old w/new
E3C1	F5	634		PUSH		save status
E3C2	23	635		INX	H	disk table
E3C3	23	636		INX	H	-address
E3C4	19	637		DAD	D	add the
E3C5	19	638		DAD	D	-offset
E3C6	7E	639		VOM	A,M	get parameters
E3C7	F6 O1	640		ORI	1	mask off density
E3C9	AO	641		ANA	В	set new density
E3CA	77	642		VOM	M,A	update parameters
E3CB	F1	643		POP	PSW	test new=old?
E3CC	CO	644		RNZ		
E3CD	7E	645		MOA:	A, M	updata CDISK
E3CE	32 F6 E7	646		STA	DCREG	-also
E3D1	C9	647		RET		
		648	m TM OTIM			
E3D2	04 00 00	649	TIMOUT	TVT	ш О	time-out delay
E3D2	21 00 00	650 651	TILOOP	LXI	н,о	Time-out delay
E3D5	OB	652	1111001	DCX	Н	decrement count
E3D5	2B 7C	653		MOV	A,H	test for delay
E3D6 E3D7	B5	654		ORA	L	-count equal zero
E3D8	E3	655		XTHL		long NOP
E3D9	E3	656		XTHL		-instruction
E3DA	C2 D5 E3	657		JNZ	TILOOP	
E3DD	C9	658		$\mathtt{RET}$		
	-	659				
E3DE		660	SBEGIN			
E3DE	<b>E</b> 5	661		PUSH		
E3DF	21 E2 E3	662	_ ~	LXI	H, DSTALL	
E3E2		663	DSTALL	DOILL		
E3E2	E9	664		PCHI		
E3E3	E1	665		POP RET	H	
E3E4	C9	666 667		LET		
הפהר		668	SIDEFX			
E3E5	70	669	OIDEFA	MOV	A,C	get the side bit
E3E5 E3E6	79 E6 O1	670		ANI	1	trim the excess
E3E8	17	671		RAL	•	move the bit
E3E9	17	672		RAL	•	-to the side
E3EA	17	673		RAL	•	-select bit ·
E3EB	17	674		RAL	•	-position
E3EC	32 F7 E7	675		STA	SIDE	save side bit
E3EF	C9	676	V 3.7. T	RET		
		677	*NP			

```
678
                                   PWRJMP
E3FO
                             679
                                            NOP
                                                            power-on
E3FO
         00
                                            NOP
                                                            -jump
                             680
E3F1
         00
                             681
                                            NOP
                                                            -sequence
         00
E3F2
                                            NOP
                                                            -with NOP
                             682
         00
E3F3
                                            NOP
                                                             -padding
                             683
         00
E3F4
                                                  DBOOT
                                            JMP
                             684
         C3 00 E0
E3F5
                             685
                                                            I/O locations
                                            DS
                                                  10Q
         8000
                             686
E3F8
                             687
                                            AORG RAM+3:311Q
                             688
E709
                             689
                                   STACK
                                            DS
                                                  31 Q
                             690
E709
         0019
                             691
                                                            error count cells
                                            DW
                             692
                                   ECOUNT
E7E2
         00 00
                                                            head load time out
                                                  30:000Q
                                            DW
                             693
                                   TIMER
E7E4
         00 18
                                                  RAM+300H dma address
                             694
                                   DMAADR
                                            DW
         00 E7
E7E6
                                   DSFLAG
                                            DB
                                                  10Q
         80
                             695
E7E8
                                                             read header flag
         OO
                             696
                                   HDF LAG
                                            DB
                                                  0
E7E9
                                                            drive select constant
                             697
                                   DRVSEL
                                            DB
                                                  176Q
         7E
E7EA
                                                            new drive
                             698
                                   DISK
                                            DB
         00
E7EB
                                                             current disk
                                            DB
                                                  1 OQ
                             699
                                   CDISK
         80
E7EC
                                                             home cmd indicator
         00
                             700
                                   TZFLAG
                                            DB
                                                  0
E7ED
                                                             drive O parameters
         09
                                   DOPRAM
                                            DB
                                                  11Q
E7EE
                             701
                                                  377Q
                                                             drive O track no
         FF
                             702
                                   DOTRK
                                            DB
E7EF
                                                             drive 1 parameters
         09
                             703
                                   D1PRAM
                                            DB
                                                  11Q
E7F0
                                                             drive 1 track no
                                   D1TRK
                                            DB
                                                  377Q
         FF
                             704
E7F1
                                                             drive 2 parameters
                                            DB
                                                  11Q
         09
                             705
                                   D2PRAM
E7F2
                                                             drive 2 track no
                                            DB
                                                  377Q
                                   D2TRK
         \mathbf{F}\mathbf{F}
                             706
E7F3
                                                             drive 3 parameters
                             707
                                   D3PRAM
                                            DB
                                                  11Q
         09
E7F4
                                                             drive 3 track no
                                   D3TRK
                                                  377Q
                             708
                                            DB
E7F5
         FF
                                   DCREG
                                            DB
                                                  11Q
                                                             current parameters
         09
                             709
E7F6
                                                             new side
                                            DB
         00
                             710
                                   SIDE
                                                  0
E7F7
         01
                             711
                                   SECTOR
                                            DB
                                                  1
                                                             new sector
E7F8
                                                             new track
                                   TRACK
                                            DB
                                                  0
                             712
         00
E7F9
                                                  0
                                                             disk
         00
                             713
                                   TRKNO
                                            DB
E7FA
                                            DB
                                                  0
                                                             -sector
         00
                             714
                                   SIDENO
E7FB
         00
                             715
                                   SECTNO
                                            DB
                                                  0
                                                             -header
E7FC
                             716
                                            DB
                                                  0
                                                             -data
         00
                                   SECLEN
E7FD
                                                             -buffer
         00
                             717
                                   CRCLO
                                            DB
                                                  0
E7FE
                                   CRCHI
                                            DΒ
                                                  0
         00
                             718
E7FF
```

### LIMITED WARRANTY

# DISCUS 1 and DISCUS 2D Systems

This addendum to Morrow Designs Inc. Limited Warranty applies to the Shugart Associates Model 800/801 Floppy Disk Drives as used in the DISCUS 1 and 2D Disk systems.

Parts and labor for a floppy disk drive purchased from Morrow Designs Inc. are warranted for a period of forty-five (45) days from the invoice/purchase date. For a period of one (1) year from the invoice/purchase date, parts are warranted. A fixed fee of \$55. will be charged for labor. After one (1) year current rates for parts and labor will be charged.

# LIMITED WARRANTY

### DISCUS 2+2 Systems

This addendum to Morrow Designs Inc. Limited Warranty applies to the EX-CELL-O Corporation Remex Model RFD4000 Floppy Disk Drives as used in the DISCUS 2+2 System.

Parts and labor for a floppy disk drive purchased from Morrow Designs Inc. are warranted for a period of six (6) months from the invoice/purchase date. After six (6) months current rates for parts and labor will be charged.

Morrow Designs, Inc.

# Thinker Toys 5221 Central Avenue, Richmond, CA 94804 (415) 524-2101

## LIMITED WARRANTY

Morrow Designs Inc. warrants its products to be free from defects in workmanship and material for the period indicated. This warranty is limited to the repair or replacement of parts only and liability is limited to the purchase price of the product. The warranty is void if, in the sole opinion of Morrow Designs Inc., the product has been subject to abuse, misuse, unauthorized modification, improper assembly, nonconformance to assembly directions, or if the unit is used in any other manner than intended.

KITS - Parts, including the printed circuit boards, purchased in kit form are warranted for a period of ninety (90) days from the invoice/purchase date. If a board, which was purchased in kit form, is returned for testing or repair, a minimum service charge of \$35. will be assessed.

ASSEMBLED BOARDS - Parts, including the printed circuit boards, purchased as factory assebmlies, are warranted for a period of six (6) months from the invoice/purchase date. Out-of-Warranty boards returned for testing of repair will be assessed a minimum of \$35. service charge. If the charge to repair will exceed \$35., the customer will be notified prior to the actual repair.

ELECTROMECHANICAL PERIPHERALS - Peripheral equipment, such as floppy disk drives, hard disk drives, etc., not manufactured by Morrow Designs Inc. have warranties which vary according to the manufacturer. In most cases, Morrow Designs Inc. provides a warranty equal to or greater than the original manufacturer. Please contact the factory for individual warranty information. Warranty information for each device is included with the equipment when it is shipped.

RETURN PROCEDURE - A COPY OF THE INVOICE OR PROOF OF ORIGINAL PURCHASE IS REQUIRED AND MUST ACCOMPANY THE ITEM FOR IN-WARRANTY SERVICE. Items returned without proof of original purchase will be sent back, shipping charges collect. A description of the problem must accompany the returned item. Shipment must be made prepaid to Morrow Designs Inc. Repaired items will be shipped via U.P.S. surface. Shipment by air requires payment of the additional charges. Morrow Designs Inc. is not responsible for any consequential damages or for damage incurred in transit.

The foregoing warranty is in lieu of all other warranties either expressed or implied and, in any event, is limited to product repair or replacement.

Effective February 1, 1980

Specifications, terms, and pricing are subject to change without notice.

